/external/llvm/include/llvm/Target/ |
H A D | CostTable.h | 23 int ISD; member in struct:llvm::CostTblEntry 30 int CostTableLookup(const CostTblEntry<TypeTy> *Tbl, unsigned len, int ISD, argument 33 if (ISD == Tbl[i].ISD && Ty == Tbl[i].Type) 42 int CostTableLookup(const CostTblEntry<TypeTy>(&Tbl)[N], int ISD, member in namespace:llvm 44 return CostTableLookup(Tbl, N, ISD, Ty); 50 int ISD; member in struct:llvm::TypeConversionCostTblEntry 60 unsigned len, int ISD, CompareTy Dst, 63 if (ISD == Tbl[i].ISD 59 ConvertCostTableLookup(const TypeConversionCostTblEntry<TypeTy> *Tbl, unsigned len, int ISD, CompareTy Dst, CompareTy Src) argument 74 int ISD, CompareTy Dst, CompareTy Src) { member in namespace:llvm [all...] |
H A D | TargetCallingConv.h | 24 namespace ISD { namespace in namespace:llvm
|
/external/llvm/lib/Target/NVPTX/ |
H A D | NVPTXTargetTransformInfo.cpp | 99 int ISD = TLI->InstructionOpcodeToISD(Opcode); local 101 switch (ISD) { 105 case ISD::ADD: 106 case ISD::MUL: 107 case ISD::XOR: 108 case ISD::OR: 109 case ISD::AND:
|
/external/clang/test/CXX/temp/temp.spec/temp.expl.spec/ |
H A D | examples.cpp | 231 namespace ISD { namespace in namespace:spec_vs_expl_inst 233 template class BasicStringPiece<int>; // expected-error {{explicit instantiation of undefined template 'spec_vs_expl_inst::ISD::BasicStringPiece<int>'}}
|
/external/llvm/lib/Target/AArch64/ |
H A D | AArch64TargetTransformInfo.cpp | 181 int ISD = TLI->InstructionOpcodeToISD(Opcode); local 182 assert(ISD && "Invalid opcode"); 192 { ISD::SINT_TO_FP, MVT::v2f32, MVT::v2i32, 1 }, 193 { ISD::SINT_TO_FP, MVT::v4f32, MVT::v4i32, 1 }, 194 { ISD::SINT_TO_FP, MVT::v2f64, MVT::v2i64, 1 }, 195 { ISD::UINT_TO_FP, MVT::v2f32, MVT::v2i32, 1 }, 196 { ISD::UINT_TO_FP, MVT::v4f32, MVT::v4i32, 1 }, 197 { ISD::UINT_TO_FP, MVT::v2f64, MVT::v2i64, 1 }, 200 { ISD::SINT_TO_FP, MVT::v2f32, MVT::v2i8, 3 }, 201 { ISD 294 int ISD = TLI->InstructionOpcodeToISD(Opcode); local 352 int ISD = TLI->InstructionOpcodeToISD(Opcode); local [all...] |
/external/llvm/lib/Target/ARM/ |
H A D | ARMTargetTransformInfo.cpp | 51 int ISD = TLI->InstructionOpcodeToISD(Opcode); local 52 assert(ISD && "Invalid opcode"); 57 { ISD::FP_ROUND, MVT::v2f64, 2 }, 58 { ISD::FP_EXTEND, MVT::v2f32, 2 }, 59 { ISD::FP_EXTEND, MVT::v4f32, 4 } 62 if (Src->isVectorTy() && ST->hasNEON() && (ISD == ISD::FP_ROUND || 63 ISD == ISD::FP_EXTEND)) { 65 int Idx = CostTableLookup(NEONFltDblTbl, ISD, L 271 int ISD = TLI->InstructionOpcodeToISD(Opcode); local [all...] |
/external/llvm/lib/Target/PowerPC/ |
H A D | PPCTargetTransformInfo.cpp | 276 int ISD = TLI->InstructionOpcodeToISD(Opcode); local 277 assert(ISD && "Invalid opcode"); 298 if (ISD == ISD::INSERT_VECTOR_ELT) 305 if (ISD == ISD::EXTRACT_VECTOR_ELT || 306 ISD == ISD::INSERT_VECTOR_ELT)
|
/external/llvm/lib/MC/ |
H A D | MCMachOStreamer.cpp | 288 IndirectSymbolData ISD; local 289 ISD.Symbol = Symbol; 290 ISD.SectionData = getCurrentSectionData(); 291 getAssembler().getIndirectSymbols().push_back(ISD);
|
H A D | MCELFStreamer.cpp | 187 IndirectSymbolData ISD; local 188 ISD.Symbol = Symbol; 189 ISD.SectionData = getCurrentSectionData(); 190 getAssembler().getIndirectSymbols().push_back(ISD);
|
/external/llvm/include/llvm/CodeGen/ |
H A D | BasicTTIImpl.h | 188 return TLI->isOperationLegalOrCustom(ISD::BR_JT, MVT::Other) || 189 TLI->isOperationLegalOrCustom(ISD::BRIND, MVT::Other); 196 TLI->isOperationLegalOrCustom(ISD::FSQRT, VT); 298 int ISD = TLI->InstructionOpcodeToISD(Opcode); local 299 assert(ISD && "Invalid opcode"); 308 if (TLI->isOperationLegalOrPromote(ISD, LT.second)) { 318 if (!TLI->isOperationExpand(ISD, LT.second)) { 349 int ISD = TLI->InstructionOpcodeToISD(Opcode); local 350 assert(ISD && "Invalid opcode"); 374 TLI->isOperationLegalOrPromote(ISD, DstL 448 int ISD = TLI->InstructionOpcodeToISD(Opcode); local 527 unsigned ISD = 0; local [all...] |
H A D | ISDOpcodes.h | 19 /// ISD namespace - This namespace contains an enum which represents all of the 22 namespace ISD { namespace in namespace:llvm 25 /// ISD::NodeType enum - This enum defines the target-independent operators 484 /// 5) ISD::CvtCode indicating the type of conversion to do 766 /// ISD::CondCode enum - These are ordered carefully to make the bitfields 873 } // end llvm::ISD namespace
|
H A D | SelectionDAGNodes.h | 65 namespace ISD { namespace in namespace:llvm 85 /// ISD::SCALAR_TO_VECTOR node or a BUILD_VECTOR node where only the low 90 /// and all operands of the specified node are ISD::UNDEF. 92 } // end llvm:ISD namespace 383 /// are the opcode values in the ISD and <target>ISD namespaces. For 388 /// \<target\>ISD namespace). 389 bool isTargetOpcode() const { return NodeType >= ISD::BUILTIN_OP_END; } 392 /// memory-referencing opcode (in the \<target\>ISD namespace and 395 return NodeType >= ISD 2086 namespace ISD { namespace [all...] |
/external/llvm/lib/CodeGen/SelectionDAG/ |
H A D | SelectionDAGBuilder.cpp | 105 /// bits are known to be zero (ISD::AssertZext) or sign extended from ValueVT 106 /// (ISD::AssertSext). 111 ISD::NodeType AssertOp = ISD::DELETED_NODE) { 142 Lo = DAG.getNode(ISD::BITCAST, DL, HalfVT, Parts[0]); 143 Hi = DAG.getNode(ISD::BITCAST, DL, HalfVT, Parts[1]); 149 Val = DAG.getNode(ISD::BUILD_PAIR, DL, RoundVT, Lo, Hi); 163 Hi = DAG.getNode(ISD::ANY_EXTEND, DL, TotalVT, Hi); 164 Hi = DAG.getNode(ISD::SHL, DL, TotalVT, Hi, 167 Lo = DAG.getNode(ISD 107 getCopyFromParts(SelectionDAG &DAG, SDLoc DL, const SDValue *Parts, unsigned NumParts, MVT PartVT, EVT ValueVT, const Value *V, ISD::NodeType AssertOp = ISD::DELETED_NODE) argument 351 getCopyToParts(SelectionDAG &DAG, SDLoc DL, SDValue Val, SDValue *Parts, unsigned NumParts, MVT PartVT, const Value *V, ISD::NodeType ExtendKind = ISD::ANY_EXTEND) argument [all...] |
/external/llvm/lib/Target/X86/ |
H A D | X86TargetTransformInfo.cpp | 88 int ISD = TLI->InstructionOpcodeToISD(Opcode); local 89 assert(ISD && "Invalid opcode"); 91 if (ISD == ISD::SDIV && 114 { ISD::SDIV, MVT::v16i16, 6 }, // vpmulhw sequence 115 { ISD::UDIV, MVT::v16i16, 6 }, // vpmulhuw sequence 116 { ISD::SDIV, MVT::v8i32, 15 }, // vpmuldq sequence 117 { ISD::UDIV, MVT::v8i32, 15 }, // vpmuludq sequence 122 int Idx = CostTableLookup(AVX2UniformConstCostTable, ISD, LT.second); 128 { ISD 458 int ISD = TLI->InstructionOpcodeToISD(Opcode); local 668 int ISD = TLI->InstructionOpcodeToISD(Opcode); local 888 int ISD = TLI->InstructionOpcodeToISD(Opcode); local [all...] |