Searched refs:MispredictPenalty (Results 1 - 4 of 4) sorted by relevance

/external/llvm/include/llvm/MC/
H A DMCSchedule.h182 // MispredictPenalty is the typical number of extra cycles the processor
184 unsigned MispredictPenalty; member in struct:llvm::MCSchedModel
/external/llvm/lib/Target/ARM/
H A DARMSubtarget.cpp333 return SchedModel.MispredictPenalty;
/external/llvm/lib/CodeGen/
H A DEarlyIfConversion.cpp691 unsigned CritLimit = SchedModel.MispredictPenalty/2;
/external/llvm/lib/Target/AArch64/
H A DAArch64ConditionalCompares.cpp848 unsigned DelayLimit = SchedModel.MispredictPenalty * 3 / 4;

Completed in 136 milliseconds