Searched refs:VAARG (Results 1 - 15 of 15) sorted by relevance

/external/llvm/include/llvm/CodeGen/
H A DISDOpcodes.h586 /// VAARG - VAARG has four operands: an input chain, a pointer, a SRCVALUE,
589 VAARG, enumerator in enum:llvm::ISD::NodeType
/external/llvm/lib/CodeGen/SelectionDAG/
H A DSelectionDAGDumper.cpp276 case ISD::VAARG: return "vaarg";
H A DLegalizeFloatTypes.cpp106 case ISD::VAARG: R = SoftenFloatRes_VAARG(N); break;
883 case ISD::VAARG: ExpandRes_VAARG(N, Lo, Hi); break;
H A DLegalizeDAG.cpp1185 case ISD::VAARG:
3068 case ISD::VAARG: {
4089 case ISD::VAARG: {
4098 && "VAARG promotion is supported only for vectors or integer types");
H A DLegalizeIntegerTypes.cpp81 case ISD::VAARG: Res = PromoteIntRes_VAARG(N); break;
1238 case ISD::VAARG: ExpandRes_VAARG(N, Lo, Hi); break;
H A DSelectionDAG.cpp5093 return getNode(ISD::VAARG, dl, getVTList(VT, MVT::Other), Ops);
/external/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp301 // VAARG always uses double-word chunks, so promote anything smaller.
302 setOperationAction(ISD::VAARG, MVT::i1, Promote);
303 AddPromotedToType (ISD::VAARG, MVT::i1, MVT::i64);
304 setOperationAction(ISD::VAARG, MVT::i8, Promote);
305 AddPromotedToType (ISD::VAARG, MVT::i8, MVT::i64);
306 setOperationAction(ISD::VAARG, MVT::i16, Promote);
307 AddPromotedToType (ISD::VAARG, MVT::i16, MVT::i64);
308 setOperationAction(ISD::VAARG, MVT::i32, Promote);
309 AddPromotedToType (ISD::VAARG, MVT::i32, MVT::i64);
310 setOperationAction(ISD::VAARG, MV
[all...]
/external/llvm/lib/Target/XCore/
H A DXCoreISelLowering.cpp146 setOperationAction(ISD::VAARG, MVT::Other, Custom);
218 case ISD::VAARG: return LowerVAARG(Op, DAG);
/external/llvm/lib/Target/MSP430/
H A DMSP430ISelLowering.cpp169 setOperationAction(ISD::VAARG, MVT::Other, Expand);
/external/llvm/lib/Target/Mips/
H A DMipsISelLowering.cpp365 setOperationAction(ISD::VAARG, MVT::Other, Custom);
847 case ISD::VAARG: return lowerVAARG(Op, DAG);
/external/llvm/lib/Target/Sparc/
H A DSparcISelLowering.cpp1567 // VAARG needs to be lowered to not do unaligned accesses for doubles.
1568 setOperationAction(ISD::VAARG , MVT::Other, Custom);
2809 case ISD::VAARG: return LowerVAARG(Op, DAG);
/external/llvm/lib/Target/Hexagon/
H A DHexagonISelLowering.cpp1774 setOperationAction(ISD::VAARG, MVT::Other, Expand);
/external/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp503 setOperationAction(ISD::VAARG , MVT::Other, Custom);
507 setOperationAction(ISD::VAARG , MVT::Other, Expand);
14483 SDValue VAARG = DAG.getMemIntrinsicNode(X86ISD::VAARG_64, dl, local
14490 Chain = VAARG.getValue(1);
14495 VAARG,
17225 case ISD::VAARG: return LowerVAARG(Op, DAG);
/external/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp203 setOperationAction(ISD::VAARG, MVT::Other, Custom);
1948 case ISD::VAARG:
/external/llvm/lib/Target/ARM/
H A DARMISelLowering.cpp754 setOperationAction(ISD::VAARG, MVT::Other, Expand);

Completed in 554 milliseconds