Searched defs:depth0 (Results 1 - 15 of 15) sorted by path

/external/deqp/modules/gles3/performance/
H A Des3pDepthTests.cpp151 vector<float> getFullscreenQuadWithGradient (float depth0, float depth1) argument
155 +1.0f, +1.0f, depth0, 0.0f,
156 +1.0f, -1.0f, depth0, 1.0f,
160 +1.0f, +1.0f, depth0, 2.0f,
497 inline ObjectData fastQuadWithGradient (float depth0, float depth1) argument
499 return ObjectData(getBaseShader(), getFullscreenQuadWithGradient(depth0, depth1));
/external/mesa3d/src/gallium/drivers/r300/
H A Dr300_context.h340 * and depth0. However, NPOT 3D textures must have dimensions aligned
343 unsigned width0, height0, depth0; member in struct:r300_texture_desc
/external/mesa3d/src/gallium/include/pipe/
H A Dp_state.h409 unsigned depth0; member in struct:pipe_resource
/external/mesa3d/src/mesa/drivers/dri/i915/
H A Dintel_mipmap_tree.c82 GLuint depth0,
125 assert(depth0 == 1);
126 mt->depth0 = 6;
128 mt->depth0 = depth0;
146 mt->depth0,
194 GLuint depth0,
237 height0, depth0,
807 mt->depth0,
843 mt->depth0,
75 intel_miptree_create_internal(struct intel_context *intel, GLenum target, gl_format format, GLuint first_level, GLuint last_level, GLuint width0, GLuint height0, GLuint depth0, bool for_region, GLuint num_samples, enum intel_msaa_layout msaa_layout) argument
187 intel_miptree_create(struct intel_context *intel, GLenum target, gl_format format, GLuint first_level, GLuint last_level, GLuint width0, GLuint height0, GLuint depth0, bool expect_accelerated_upload, GLuint num_samples, enum intel_msaa_layout msaa_layout) argument
[all...]
/external/mesa3d/src/mesa/drivers/dri/i965/
H A Dintel_mipmap_tree.c82 GLuint depth0,
125 assert(depth0 == 1);
126 mt->depth0 = 6;
128 mt->depth0 = depth0;
146 mt->depth0,
194 GLuint depth0,
237 height0, depth0,
807 mt->depth0,
843 mt->depth0,
75 intel_miptree_create_internal(struct intel_context *intel, GLenum target, gl_format format, GLuint first_level, GLuint last_level, GLuint width0, GLuint height0, GLuint depth0, bool for_region, GLuint num_samples, enum intel_msaa_layout msaa_layout) argument
187 intel_miptree_create(struct intel_context *intel, GLenum target, gl_format format, GLuint first_level, GLuint last_level, GLuint width0, GLuint height0, GLuint depth0, bool expect_accelerated_upload, GLuint num_samples, enum intel_msaa_layout msaa_layout) argument
[all...]
/external/mesa3d/src/mesa/drivers/dri/intel/
H A Dintel_mipmap_tree.c82 GLuint depth0,
125 assert(depth0 == 1);
126 mt->depth0 = 6;
128 mt->depth0 = depth0;
146 mt->depth0,
194 GLuint depth0,
237 height0, depth0,
807 mt->depth0,
843 mt->depth0,
75 intel_miptree_create_internal(struct intel_context *intel, GLenum target, gl_format format, GLuint first_level, GLuint last_level, GLuint width0, GLuint height0, GLuint depth0, bool for_region, GLuint num_samples, enum intel_msaa_layout msaa_layout) argument
187 intel_miptree_create(struct intel_context *intel, GLenum target, gl_format format, GLuint first_level, GLuint last_level, GLuint width0, GLuint height0, GLuint depth0, bool expect_accelerated_upload, GLuint num_samples, enum intel_msaa_layout msaa_layout) argument
[all...]
H A Dintel_mipmap_tree.h215 GLuint width0, height0, depth0; /**< Level zero image dimensions */ member in struct:intel_mipmap_tree
379 GLuint depth0,
/external/mesa3d/src/mesa/drivers/dri/r200/
H A Dradeon_mipmap_tree.c172 mt->levels[level].depth = minify(mt->depth0, i);
190 GLuint width0, GLuint height0, GLuint depth0, GLuint tilebits)
206 mt->depth0 = depth0;
341 fprintf(stderr, "depth0 %d vs %d\n", mtBaseLevel->depth, firstImage->Depth);
188 radeon_miptree_create(radeonContextPtr rmesa, GLenum target, gl_format mesaFormat, GLuint baseLevel, GLuint numLevels, GLuint width0, GLuint height0, GLuint depth0, GLuint tilebits) argument
H A Dradeon_mipmap_tree.h76 GLuint depth0; /** Depth of baseLevel image */ member in struct:_radeon_mipmap_tree
105 GLuint width0, GLuint height0, GLuint depth0, GLuint tilebits);
/external/mesa3d/src/mesa/drivers/dri/radeon/
H A Dradeon_mipmap_tree.c172 mt->levels[level].depth = minify(mt->depth0, i);
190 GLuint width0, GLuint height0, GLuint depth0, GLuint tilebits)
206 mt->depth0 = depth0;
341 fprintf(stderr, "depth0 %d vs %d\n", mtBaseLevel->depth, firstImage->Depth);
188 radeon_miptree_create(radeonContextPtr rmesa, GLenum target, gl_format mesaFormat, GLuint baseLevel, GLuint numLevels, GLuint width0, GLuint height0, GLuint depth0, GLuint tilebits) argument
H A Dradeon_mipmap_tree.h76 GLuint depth0; /** Depth of baseLevel image */ member in struct:_radeon_mipmap_tree
105 GLuint width0, GLuint height0, GLuint depth0, GLuint tilebits);
/external/mesa3d/src/mesa/state_tracker/
H A Dst_cb_texture.c252 GLuint *width0, GLuint *height0, GLuint *depth0)
308 *depth0 = depth;
343 stObj->width0 = stObj->height0 = stObj->depth0 = 0;
376 stObj->depth0 = depth;
1136 u_minify(stImage->pt->depth0, src_level) == stImage->base.Depth);
1227 depth = stObj->depth0;
1243 stObj->pt->depth0 != ptDepth ||
1290 stImage->base.Depth == u_minify(stObj->depth0, level))) {
1324 stObj->depth0 = depth;
250 guess_base_level_size(GLenum target, GLuint width, GLuint height, GLuint depth, GLuint level, GLuint *width0, GLuint *height0, GLuint *depth0) argument
H A Dst_texture.c50 * width0, height0, depth0 are the dimensions of the level 0 image
61 GLuint depth0,
71 assert(depth0 > 0);
88 pt.depth0 = depth0;
197 ptDepth != u_minify(pt->depth0, image->Level) ||
310 layers = u_minify(dst->depth0, level);
376 GLuint depth = u_minify(dst->depth0, dstLevel);
382 u_minify(src->depth0, srcLevel) != depth) {
55 st_texture_create(struct st_context *st, enum pipe_texture_target target, enum pipe_format format, GLuint last_level, GLuint width0, GLuint height0, GLuint depth0, GLuint layers, GLuint bind ) argument
H A Dst_texture.h76 * number of 2D array layers will be in depth0, as in GL.
78 GLuint width0, height0, depth0; member in struct:st_texture_object
154 GLuint depth0,
/external/opencv3/modules/core/src/
H A Dcopy.cpp478 int cn = channels(), depth0 = depth(); local
481 (/*depth0 == CV_8U ||*/ depth0 == CV_16U || depth0 == CV_16S || depth0 == CV_32S || depth0 == CV_32F) &&
500 /*if (depth0 == CV_8U)
502 else*/ if (depth0 == CV_16U)
504 else if (depth0 == CV_16S)
506 else if (depth0
[all...]

Completed in 478 milliseconds