Searched refs:mask_control (Results 1 - 5 of 5) sorted by relevance

/external/mesa3d/src/mesa/drivers/dri/i965/
H A Dbrw_eu.c141 p->current->header.mask_control = value;
H A Dbrw_eu_emit.c1016 insn->header.mask_control = BRW_MASK_DISABLE;
1108 insn->header.mask_control = BRW_MASK_ENABLE;
1307 insn->header.mask_control = BRW_MASK_ENABLE;
1377 insn->header.mask_control = BRW_MASK_ENABLE;
1441 /* insn->header.mask_control = BRW_MASK_DISABLE; */
1484 /* insn->header.mask_control = BRW_MASK_ENABLE; */
1485 /* insn->header.mask_control = BRW_MASK_DISABLE; */
2158 insn->header.mask_control = BRW_MASK_DISABLE;
2211 insn->header.mask_control = BRW_MASK_DISABLE;
H A Dbrw_disasm.c1314 err |= control (file, "write enable control", wectrl, inst->header.mask_control, &space);
1316 err |= control (file, "mask control", mask_ctrl, inst->header.mask_control, &space);
H A Dbrw_optimize.c382 mov->header.mask_control != 0 ||
H A Dbrw_structs.h945 GLuint mask_control:1; member in struct:brw_instruction::__anon14609

Completed in 436 milliseconds