/external/syslinux/gnu-efi/gnu-efi-3.0/lib/ia32/ |
H A D | math.c | 40 IN UINT64 Operand, 46 return Operand << Count; 50 mov eax, dword ptr Operand[0] 51 mov edx, dword ptr Operand[4] 75 IN UINT64 Operand, 81 return Operand >> Count; 85 mov eax, dword ptr Operand[0] 86 mov edx, dword ptr Operand[4] 39 LShiftU64( IN UINT64 Operand, IN UINTN Count ) argument 74 RShiftU64( IN UINT64 Operand, IN UINTN Count ) argument
|
/external/syslinux/gnu-efi/gnu-efi-3.0/lib/ia64/ |
H A D | math.c | 43 IN UINT64 Operand, 48 return Operand << Count; 53 IN UINT64 Operand, 58 return Operand >> Count; 42 LShiftU64( IN UINT64 Operand, IN UINTN Count ) argument 52 RShiftU64( IN UINT64 Operand, IN UINTN Count ) argument
|
/external/syslinux/gnu-efi/gnu-efi-3.0/lib/x86_64/ |
H A D | math.c | 40 IN UINT64 Operand, 46 return Operand << Count; 50 mov eax, dword ptr Operand[0] 51 mov edx, dword ptr Operand[4] 75 IN UINT64 Operand, 81 return Operand >> Count; 85 mov eax, dword ptr Operand[0] 86 mov edx, dword ptr Operand[4] 39 LShiftU64( IN UINT64 Operand, IN UINTN Count ) argument 74 RShiftU64( IN UINT64 Operand, IN UINTN Count ) argument
|
/external/llvm/lib/CodeGen/ |
H A D | RegUsageInfoPropagate.cpp | 116 MachineOperand &Operand = MI.getOperand(0); local 117 if (Operand.isGlobal()) 118 UpdateRegMask(cast<Function>(Operand.getGlobal())); 119 else if (Operand.isSymbol()) 120 UpdateRegMask(M->getFunction(Operand.getSymbolName()));
|
H A D | AggressiveAntiDepBreaker.h | 41 MachineOperand *Operand; member in struct:llvm::AggressiveAntiDepState::__anon12517
|
/external/llvm/lib/Target/NVPTX/ |
H A D | NVVMReflect.cpp | 183 const Value *Operand = cast<Constant>(Sym)->getOperand(0); local 184 if (const GlobalVariable *GV = dyn_cast<GlobalVariable>(Operand)) { 190 Operand = Initializer; 193 assert(isa<ConstantDataSequential>(Operand) && 195 assert(cast<ConstantDataSequential>(Operand)->isCString() && 198 StringRef ReflectArg = cast<ConstantDataSequential>(Operand)->getAsString();
|
H A D | NVPTXGenericToNVVM.cpp | 117 Value *Operand = II->getOperand(i); local 118 if (isa<Constant>(Operand)) { 120 i, remapConstant(&M, &*I, cast<Constant>(Operand), Builder)); 255 Value *Operand = C->getOperand(i); local 256 Value *NewOperand = remapConstant(M, F, cast<Constant>(Operand), Builder); 257 OperandChanged |= Operand != NewOperand; 294 Value *Operand = C->getOperand(i); local 295 Value *NewOperand = remapConstant(M, F, cast<Constant>(Operand), Builder); 296 OperandChanged |= Operand != NewOperand; 373 MDNode *Operand local [all...] |
H A D | NVPTXInferAddressSpaces.cpp | 256 Value *Operand = OperandUse.get(); local 257 if (Value *NewOperand = ValueWithNewAddrSpace.lookup(Operand)) 262 Operand->getType()->getPointerElementType()->getPointerTo(NewAddrSpace)); 350 Constant *Operand = CE->getOperand(Index); local 351 // If the address space of `Operand` needs to be modified, the new operand 356 if (Value *NewOperand = ValueWithNewAddrSpace.lookup(Operand)) { 360 NewOperands.push_back(Operand);
|
/external/llvm/lib/Transforms/IPO/ |
H A D | ConstantMerge.cpp | 45 Value *Operand = Inits->getOperand(i)->stripPointerCastsNoFollowAliases(); local 46 GlobalValue *GV = cast<GlobalValue>(Operand);
|
/external/swiftshader/third_party/LLVM/lib/CodeGen/ |
H A D | AggressiveAntiDepBreaker.h | 42 /// Operand - The registers operand 43 MachineOperand *Operand; member in struct:llvm::AggressiveAntiDepState::__anon18507
|
/external/swiftshader/third_party/LLVM/utils/TableGen/ |
H A D | PseudoLoweringEmitter.h | 23 enum MapKind { Operand, Imm, Reg }; enumerator in enum:llvm::PseudoLoweringEmitter::OpData::MapKind 26 unsigned Operand; // Operand number mapped to. member in union:llvm::PseudoLoweringEmitter::OpData::__anon19141
|
/external/vixl/tools/test_generator/ |
H A D | data_types.py | 31 or C++ `Operand` and `MemOperand` objects are operands. We can think of them 50 Operand types have to act as an iterator so that `generator.OperandList` can 79 class Operand(OperandBase): class in inherits:OperandBase 129 corresponds to C++ objects such as `Operand` or `MemOperand`. 165 For example, if the object represents a C++ `Operand` type for a shifted 172 Operand op(rm, shift_type, amount); 568 __ Mov(base_register, Operand::From(scratch_memory_buffers[i])); 585 __ Mov({name}_tmp, Operand({name}.GetOffsetRegister(), 623 __ Mov({name}_tmp, Operand({name}.GetOffsetRegister(), 636 __ Mov({name}_tmp, Operand [all...] |
/external/llvm/lib/Analysis/ |
H A D | ModuleSummaryAnalysis.cpp | 47 const User *Operand = dyn_cast<User>(OI); local 48 if (!Operand) 50 if (isa<BlockAddress>(Operand)) 52 if (isa<GlobalValue>(Operand)) { 57 RefEdges.insert(Operand); 60 Worklist.push_back(Operand);
|
H A D | ScalarEvolutionNormalization.cpp | 29 static bool IVUseShouldUsePostIncValue(Instruction *User, Value *Operand, argument 48 if (!PN || !Operand) return false; // not a phi, not dominated by latch block. 50 // Look at all of the uses of Operand by the PHI node. If any use corresponds 54 if (PN->getIncomingValue(i) == Operand && 58 // Okay, all uses of Operand by PN are in predecessor blocks that really are
|
H A D | IVUsers.cpp | 244 IVStrideUse &IVUsers::AddUser(Instruction *User, Value *Operand) { argument 245 IVUses.push_back(new IVStrideUse(this, User, Operand));
|
/external/swiftshader/third_party/LLVM/lib/Analysis/ |
H A D | IVUsers.cpp | 156 IVStrideUse &IVUsers::AddUser(Instruction *User, Value *Operand) { argument 157 IVUses.push_back(new IVStrideUse(this, User, Operand));
|
H A D | ScalarEvolutionNormalization.cpp | 29 static bool IVUseShouldUsePostIncValue(Instruction *User, Value *Operand, argument 48 if (!PN || !Operand) return false; // not a phi, not dominated by latch block. 50 // Look at all of the uses of Operand by the PHI node. If any use corresponds 54 if (PN->getIncomingValue(i) == Operand && 58 // Okay, all uses of Operand by PN are in predecessor blocks that really are
|
/external/clang/lib/Sema/ |
H A D | SemaCoroutine.cpp | 201 Expr *Operand = new (S.Context) OpaqueValueExpr( local 205 ExprResult Result = buildMemberCall(S, Operand, Loc, Funcs[I], None);
|
/external/llvm/lib/Target/Hexagon/MCTargetDesc/ |
H A D | HexagonAsmBackend.cpp | 536 MCOperand const &Operand = local 538 if (HexagonMCInstrInfo::mustNotExtend(*Operand.getExpr()))
|
/external/llvm/lib/Target/X86/ |
H A D | X86InstrBuilder.h | 20 // (Operand), Base, Scale, Index, Displacement. 89 unsigned Operand) { 91 MachineOperand &Op = MI->getOperand(Operand); 99 Op = MI->getOperand(Operand + 1); 102 Op = MI->getOperand(Operand + 2); 105 Op = MI->getOperand(Operand + 3); 88 getAddressFromInstr(MachineInstr *MI, unsigned Operand) argument
|
/external/llvm/unittests/Transforms/Utils/ |
H A D | MemorySSA.cpp | 199 MemoryAccess *Operand = cast<MemoryAccess>(&*Op); local 200 EXPECT_TRUE(MSSA.isLiveOnEntryDef(Operand));
|
/external/llvm/utils/TableGen/ |
H A D | PseudoLoweringEmitter.cpp | 28 enum MapKind { Operand, Imm, Reg }; enumerator in enum:__anon13778::PseudoLoweringEmitter::OpData::MapKind 31 unsigned Operand; // Operand number mapped to. member in union:__anon13778::PseudoLoweringEmitter::OpData::__anon13779 102 OperandMap[BaseIdx + i + I].Kind = OpData::Operand; 173 DEBUG(dbgs() << " Operand mapping:\n"); 177 if (OperandMap[Insn.Operands[i].MIOperandNo].Kind != OpData::Operand) 188 OperandMap[Insn.Operands[i].MIOperandNo + I].Data.Operand = 224 o << " // Operand: " << DestOperand.Name << "\n"; 227 case OpData::Operand: 230 .Operand] [all...] |
/external/llvm/lib/DebugInfo/DWARF/ |
H A D | DWARFDebugFrame.cpp | 382 /// value \p Operand. 384 uint64_t Operand, uint64_t CodeAlignmentFactor, 400 OS << format(" %" PRIx64, Operand); 406 OS << format(" %+" PRId64, int64_t(Operand)); 410 OS << format(" %" PRId64, Operand * CodeAlignmentFactor); 412 OS << format(" %" PRId64 "*code_alignment_factor" , Operand); 416 OS << format(" %" PRId64, int64_t(Operand) * DataAlignmentFactor); 418 OS << format(" %" PRId64 "*data_alignment_factor" , int64_t(Operand)); 422 OS << format(" %" PRId64, Operand * DataAlignmentFactor); 424 OS << format(" %" PRId64 "*data_alignment_factor" , Operand); 383 printOperand(raw_ostream &OS, uint8_t Opcode, unsigned OperandIdx, uint64_t Operand, uint64_t CodeAlignmentFactor, int64_t DataAlignmentFactor) argument [all...] |
/external/mesa3d/src/gallium/drivers/radeon/ |
H A D | R600InstrInfo.cpp | 498 void R600InstrInfo::addFlag(MachineInstr *MI, unsigned Operand, argument 502 FlagOp.setImm(FlagOp.getImm() | (Flag << (NUM_MO_FLAGS * Operand))); 505 void R600InstrInfo::clearFlag(MachineInstr *MI, unsigned Operand, argument 510 InstFlags &= ~(Flag << (NUM_MO_FLAGS * Operand));
|
/external/v8/src/arm/ |
H A D | assembler-arm-inl.h | 296 Operand::Operand(int32_t immediate, RelocInfo::Mode rmode) { function in class:v8::internal::Operand 303 Operand::Operand(const ExternalReference& f) { function in class:v8::internal::Operand 310 Operand::Operand(Smi* value) { function in class:v8::internal::Operand 317 Operand::Operand(Register rm) { function in class:v8::internal::Operand 325 bool Operand::is_reg() const {
|