| /external/llvm/include/llvm/MC/ |
| H A D | MCInstBuilder.h | 33 Inst.addOperand(MCOperand::createReg(Reg));
39 Inst.addOperand(MCOperand::createImm(Val));
45 Inst.addOperand(MCOperand::createFPImm(Val));
51 Inst.addOperand(MCOperand::createExpr(Val));
57 Inst.addOperand(MCOperand::createInst(Val));
62 MCInstBuilder &addOperand(const MCOperand &Op) { function in class:llvm::MCInstBuilder
63 Inst.addOperand(Op);
|
| H A D | MCInst.h | 168 void addOperand(const MCOperand &Op) { Operands.push_back(Op); } function in class:llvm::MCInst
|
| /external/llvm/lib/Target/AMDGPU/Disassembler/ |
| H A D | AMDGPUDisassembler.cpp | 44 addOperand(MCInst &Inst, const MCOperand& Opnd) { function
45 Inst.addOperand(Opnd);
57 return addOperand(Inst, DAsm->decodeOperand_##DecName(Imm)); \
|
| /external/skia/src/pathops/ |
| H A D | SkOpEdgeBuilder.cpp | 39 void SkOpEdgeBuilder::addOperand(const SkPath& path) { function in class:SkOpEdgeBuilder
|
| /external/swiftshader/third_party/LLVM/include/llvm/CodeGen/ |
| H A D | MachineInstrBuilder.h | 61 MI->addOperand(MachineOperand::CreateReg(RegNo,
76 MI->addOperand(MachineOperand::CreateImm(Val));
81 MI->addOperand(MachineOperand::CreateCImm(Val));
86 MI->addOperand(MachineOperand::CreateFPImm(Val));
92 MI->addOperand(MachineOperand::CreateMBB(MBB, TargetFlags));
97 MI->addOperand(MachineOperand::CreateFI(Idx));
104 MI->addOperand(MachineOperand::CreateCPI(Idx, Offset, TargetFlags));
110 MI->addOperand(MachineOperand::CreateJTI(Idx, TargetFlags));
117 MI->addOperand(MachineOperand::CreateGA(GV, Offset, TargetFlags));
123 MI->addOperand(MachineOperan
139 const MachineInstrBuilder &addOperand(const MachineOperand &MO) const { function in class:llvm::MachineInstrBuilder
[all...] |
| /external/swiftshader/third_party/LLVM/include/llvm/MC/ |
| H A D | MCInst.h | 143 void addOperand(const MCOperand &Op) { function in class:llvm::MCInst
|
| /external/llvm/include/llvm/CodeGen/ |
| H A D | MachineInstrBuilder.h | 73 MI->addOperand(*MF, MachineOperand::CreateReg(RegNo,
88 MI->addOperand(*MF, MachineOperand::CreateImm(Val));
93 MI->addOperand(*MF, MachineOperand::CreateCImm(Val));
98 MI->addOperand(*MF, MachineOperand::CreateFPImm(Val));
104 MI->addOperand(*MF, MachineOperand::CreateMBB(MBB, TargetFlags));
109 MI->addOperand(*MF, MachineOperand::CreateFI(Idx));
116 MI->addOperand(*MF, MachineOperand::CreateCPI(Idx, Offset, TargetFlags));
122 MI->addOperand(*MF, MachineOperand::CreateTargetIndex(Idx, Offset,
129 MI->addOperand(*MF, MachineOperand::CreateJTI(Idx, TargetFlags));
136 MI->addOperand(*M
175 const MachineInstrBuilder &addOperand(const MachineOperand &MO) const { function in class:llvm::MachineInstrBuilder
[all...] |
| /external/swiftshader/third_party/LLVM/utils/TableGen/ |
| H A D | AsmWriterEmitter.cpp | 624 void addOperand(StringRef Op, unsigned Idx) { OpMap[Op] = Idx; } function in class:__anon19122::IAPrinter
874 IAP->addOperand(ROName, i);
|
| /external/llvm/utils/TableGen/ |
| H A D | AsmWriterEmitter.cpp | 613 void addOperand(StringRef Op, int OpIdx, int PrintMethodIdx = -1) { function in class:__anon13740::IAPrinter
855 IAP.addOperand(ROName, MIOpNum, PrintMethodIdx);
869 IAP.addOperand(ROName, MIOpNum, PrintMethodIdx);
|
| /external/swiftshader/third_party/LLVM/lib/CodeGen/ |
| H A D | MachineInstr.cpp | 477 addOperand(MachineOperand::CreateReg(*ImpDefs, true, true));
480 addOperand(MachineOperand::CreateReg(*ImpUses, false, true));
556 addOperand(MI.getOperand(i));
608 /// addOperand - Add the specified operand to the instruction. If it is an
612 void MachineInstr::addOperand(const MachineOperand &Op) { function in class:MachineInstr
1127 addOperand(MI->getOperand(i));
1325 addOperand(MO);
1611 addOperand(MachineOperand::CreateReg(IncomingReg,
1665 addOperand(MachineOperand::CreateReg(IncomingReg,
1687 addOperand(MachineOperan
[all...] |
| /external/llvm/lib/CodeGen/ |
| H A D | MachineInstr.cpp | 642 addOperand(MF, MachineOperand::CreateReg(*ImpDefs, true, true));
646 addOperand(MF, MachineOperand::CreateReg(*ImpUses, false, true));
693 addOperand(MF, MO);
745 void MachineInstr::addOperand(const MachineOperand &Op) { function in class:MachineInstr
750 addOperand(*MF, Op);
764 /// addOperand - Add the specified operand to the instruction. If it is an
768 void MachineInstr::addOperand(MachineFunction &MF, const MachineOperand &Op) { function in class:MachineInstr
773 // This is unusual: MI->addOperand(MI->getOperand(i)).
777 return addOperand(MF, CopyOp);
1659 addOperand(M
[all...] |