/external/vixl/test/aarch32/ |
H A D | test-assembler-cond-rd-memop-rs-shift-amount-1to31-a32.cc | 102 const TestData kTests[] = {{{pl, r8, r11, plus, r6, LSL, 1, Offset}, 105 "pl r8 r11 plus r6 LSL 1 Offset", 227 {{pl, r2, r11, plus, r14, LSL, 1, Offset}, 230 "pl r2 r11 plus r14 LSL 1 Offset", 322 {{pl, r7, r2, plus, r7, LSL, 1, Offset}, 325 "pl r7 r2 plus r7 LSL 1 Offset", 462 {{pl, r8, r14, plus, r8, LSL, 1, Offset}, 465 "pl r8 r14 plus r8 LSL 1 Offset", 577 {{pl, r14, r14, plus, r7, LSL, 1, Offset}, 580 "pl r1 [all...] |
H A D | test-assembler-cond-rd-memop-rs-shift-amount-1to32-a32.cc | 102 const TestData kTests[] = {{{pl, r8, r11, plus, r6, LSR, 1, Offset}, 105 "pl r8 r11 plus r6 LSR 1 Offset", 227 {{pl, r2, r11, plus, r14, LSR, 1, Offset}, 230 "pl r2 r11 plus r14 LSR 1 Offset", 322 {{pl, r7, r2, plus, r7, LSR, 1, Offset}, 325 "pl r7 r2 plus r7 LSR 1 Offset", 462 {{pl, r8, r14, plus, r8, LSR, 1, Offset}, 465 "pl r8 r14 plus r8 LSR 1 Offset", 577 {{pl, r14, r14, plus, r7, LSR, 1, Offset}, 580 "pl r1 [all...] |
H A D | test-assembler-cond-rd-memop-immediate-512-a32.cc | 100 const TestData kTests[] = {{{pl, r13, r0, plus, 0, Offset}, 103 "pl r13 r0 plus 0 Offset", 155 {{pl, r11, r12, plus, 0, Offset}, 158 "pl r11 r12 plus 0 Offset", 200 {{pl, r4, r4, plus, 0, Offset}, 203 "pl r4 r4 plus 0 Offset",
|
H A D | test-assembler-cond-rd-memop-immediate-8192-a32.cc | 100 const TestData kTests[] = {{{pl, r13, r0, plus, 0, Offset}, 103 "pl r13 r0 plus 0 Offset", 155 {{pl, r11, r12, plus, 0, Offset}, 158 "pl r11 r12 plus 0 Offset", 200 {{pl, r4, r4, plus, 0, Offset}, 203 "pl r4 r4 plus 0 Offset",
|
H A D | test-simulator-cond-rdlow-rnlow-operand-immediate-t32.cc | 1101 {{pl, r6, r6, 54}, 1102 "pl r6 r6 54", 1236 {{pl, r1, r3, 135}, 1237 "pl r1 r3 135", 1356 {{pl, r0, r0, 7}, 1357 "pl r0 r0 7",
|
H A D | test-simulator-cond-rd-operand-rn-a32.cc | 450 {{pl, r0, r0}, 451 "pl r0 r0",
|
H A D | test-simulator-cond-rd-operand-rn-ror-amount-a32.cc | 475 {{pl, r0, r0, ROR, 0}, 476 "pl r0 r0 ROR 0",
|
H A D | test-simulator-cond-rd-operand-rn-ror-amount-t32.cc | 475 {{pl, r0, r0, ROR, 0}, 476 "pl r0 r0 ROR 0",
|
H A D | test-simulator-cond-rd-operand-rn-t32.cc | 450 {{pl, r0, r0}, 451 "pl r0 r0",
|
/external/libvpx/libvpx/vpx_dsp/arm/ |
H A D | intrapred_neon.c | 224 const uint16x8_t pl = vaddq_u16(pl0, pl1); local 225 const uint16x8_t pal = vaddq_u16(pa, pl);
|
/external/selinux/python/sepolgen/src/sepolgen/ |
H A D | yacc.py | 851 for (n,pl) in Prodnames.items(): 853 for p in pl:
|
/external/valgrind/coregrind/m_syswrap/ |
H A D | syswrap-solaris.c | 3256 vki_crypto_get_provider_list_t *pl = local 3258 PRE_FIELD_READ("ioctl(CRYPTO_GET_PROVIDER_LIST, pl->pl_count)", 3259 pl->pl_count); 3261 if (ML_(safe_to_deref)(pl, sizeof(*pl))) { 3263 MAX(1, pl->pl_count) * 3468 vki_crypto_get_provider_list_t *pl = local 3471 POST_FIELD_WRITE(pl->pl_count); 3472 POST_FIELD_WRITE(pl->pl_return_value); 3474 if ((ARG4 > 0) && (pl [all...] |
/external/slf4j/log4j-over-slf4j/compatibility/lib/ |
H A D | logback-classic-0.9.8-SNAPSHOT.jar | ... ca
ch.qos.logback.classic.PatternLayout pl
ch.qos.logback.classic.Logger rootLogger ... |
/external/v8/src/arm64/ |
H A D | simulator-arm64.h | 623 case pl:
|
H A D | constants-arm64.h | 246 pl = 5, enumerator in enum:v8::internal::Condition
|
/external/v8/src/full-codegen/arm/ |
H A D | full-codegen-arm.cc | 415 __ b(pl, &ok); 445 __ b(pl, &ok); 1934 __ mov(right, Operand(Smi::kZero), LeaveCC, pl); 3639 patcher.masm()->b(branch_offset, pl);
|
/external/v8/src/mips/ |
H A D | constants-mips.h | 684 pl = positive,
|
/external/v8/src/mips64/ |
H A D | constants-mips64.h | 717 pl = positive,
|
/external/valgrind/memcheck/tests/solaris/ |
H A D | scalar_ioctl.stderr.exp | 794 Syscall param ioctl(CRYPTO_GET_PROVIDER_LIST, pl->pl_count) points to unaddressable byte(s) 810 Syscall param ioctl(CRYPTO_GET_PROVIDER_LIST, pl->pl_count) points to uninitialised byte(s)
|
/external/libmojo/third_party/ply/ |
H A D | yacc.py | 1536 for (n,pl) in self.Prodnames.items(): 1538 for p in pl:
|
/external/mksh/src/ |
H A D | Build.sh | 227 Build.sh|check.pl|check.t|dot.mkshrc|*.1|*.c|*.h|*.ico|*.opt) ;; 624 ccpr='|| for _f in ${tcfn}*; do case $_f in Build.sh|check.pl|check.t|dot.mkshrc|*.1|*.c|*.h|*.ico|*.opt) ;; *) rm -f "$_f" ;; esac; done' 2417 set -A args -- '$srcdir/check.pl' -p "\$pflag" 2545 NONSRCS_NOINST= Build.sh Makefile Rebuild.sh check.pl check.t test.sh
|
/external/boringssl/linux-arm/crypto/modes/ |
H A D | ghash-armv4.S | 505 @ equivalent of reduction_avx from ghash-x86_64.pl
|
/external/ipsec-tools/src/racoon/ |
H A D | isakmp_ident.c | 1831 plist = isakmp_plist_append(plist, iph1->cert->pl, ISAKMP_NPTYPE_CERT);
|
/external/libvpx/libvpx/build/make/ |
H A D | configure.sh | 445 ASM_CONVERSION=${asm_conversion_cmd:-${source_path}/build/make/ads2gas.pl} 939 asm_conversion_cmd="${source_path}/build/make/ads2gas.pl" 947 asm_conversion_cmd="${source_path}/build/make/ads2armasm_ms.pl" 1097 asm_conversion_cmd="${source_path}/build/make/ads2gas_apple.pl"
|
/external/valgrind/none/tests/arm64/ |
H A D | integer.stdout.exp | 856 cmp x17,x18 ; csel x16,x17,x18,pl :: rd afa6ef803bc9291c rm afa6ef803bc9291c, rn 7a6c3d1a51246495, cin 0, nzcv 30000000 CV 864 cmp x17,x18 ; csinc x16,x17,x18,pl :: rd afa6ef803bc9291c rm afa6ef803bc9291c, rn 7a6c3d1a51246495, cin 0, nzcv 30000000 CV 872 cmp x17,x18 ; csinv x16,x17,x18,pl :: rd afa6ef803bc9291c rm afa6ef803bc9291c, rn 7a6c3d1a51246495, cin 0, nzcv 30000000 CV 880 cmp x17,x18 ; csneg x16,x17,x18,pl :: rd afa6ef803bc9291c rm afa6ef803bc9291c, rn 7a6c3d1a51246495, cin 0, nzcv 30000000 CV 889 cmp w17,w18 ; csel w16,w17,w18,pl :: rd 0000000051246495 rm afa6ef803bc9291c, rn 7a6c3d1a51246495, cin 0, nzcv 80000000 N 897 cmp w17,w18 ; csinc w16,w17,w18,pl :: rd 0000000051246496 rm afa6ef803bc9291c, rn 7a6c3d1a51246495, cin 0, nzcv 80000000 N 905 cmp w17,w18 ; csinv w16,w17,w18,pl :: rd 00000000aedb9b6a rm afa6ef803bc9291c, rn 7a6c3d1a51246495, cin 0, nzcv 80000000 N 913 cmp w17,w18 ; csneg w16,w17,w18,pl :: rd 00000000aedb9b6b rm afa6ef803bc9291c, rn 7a6c3d1a51246495, cin 0, nzcv 80000000 N
|