Searched refs:AR5K_PHY_IQ (Results 1 - 4 of 4) sorted by relevance

/external/syslinux/gpxe/src/drivers/net/ath5k/
H A Dath5k_reset.c683 AR5K_REG_ENABLE_BITS(ah, AR5K_PHY_IQ,
1074 AR5K_REG_WRITE_BITS(ah, AR5K_PHY_IQ,
1076 AR5K_REG_ENABLE_BITS(ah, AR5K_PHY_IQ,
H A Dath5k_phy.c1290 ath5k_hw_reg_read(ah, AR5K_PHY_IQ) & AR5K_PHY_IQ_RUN)
1324 AR5K_REG_ENABLE_BITS(ah, AR5K_PHY_IQ, AR5K_PHY_IQ_CORR_ENABLE |
1329 AR5K_REG_WRITE_BITS(ah, AR5K_PHY_IQ,
1331 AR5K_REG_ENABLE_BITS(ah, AR5K_PHY_IQ, AR5K_PHY_IQ_RUN);
H A Dath5k_initvals.c329 { AR5K_PHY_IQ, 0x00000000, AR5K_INI_WRITE },
651 { AR5K_PHY_IQ, 0x05100000, AR5K_INI_WRITE },
H A Dreg.h2190 #define AR5K_PHY_IQ 0x9920 /* Register Address */ macro

Completed in 39 milliseconds