Searched refs:AllocatableRegs (Results 1 - 5 of 5) sorted by relevance

/external/swiftshader/third_party/LLVM/lib/CodeGen/
H A DTargetInstrInfoImpl.cpp419 BitVector AllocatableRegs = TRI.getAllocatableSet(MF, 0);
420 if (AllocatableRegs.test(Reg))
427 if (AllocatableRegs.test(AliasReg))
H A DVirtRegRewriter.cpp1024 BitVector &AllocatableRegs) {
1053 if (MO.isKill() && AllocatableRegs[Reg])
1104 BitVector AllocatableRegs;
1182 AllocatableRegs = TRI->getAllocatableSet(MF);
1295 unsigned PhysReg = FindFreeRegister(MII, *MBB, RC, TRI, AllocatableRegs);
/external/swiftshader/third_party/LLVM/utils/TableGen/
H A DRegisterInfoEmitter.cpp499 std::set<Record*> AllocatableRegs; local
507 AllocatableRegs.insert(Order.begin(), Order.end());
682 << int(AllocatableRegs.count(Reg.TheDef)) << " },\n";
/external/llvm/utils/TableGen/
H A DRegisterInfoEmitter.cpp1178 std::set<Record*> AllocatableRegs; local
1185 AllocatableRegs.insert(Order.begin(), Order.end());
1365 << ( AllocatableRegs.count(Reg.TheDef) != 0 ? "true" : "false" )
H A DCodeGenRegisters.cpp1333 std::set<unsigned> AllocatableRegs; local
1345 AllocatableRegs.insert((*Regs.begin())->EnumValue);
1347 AllocatableRegs.insert((*I)->EnumValue);
1354 if (AllocatableRegs.count(RegNum))

Completed in 233 milliseconds