/external/llvm/test/MC/ARM/ |
H A D | mul-v4.s | 24 @ ARMV4: smlals r2, r3, r0, r1 @ encoding: [0x90,0x21,0xf3,0xe0] 28 smlals r2,r3,r0,r1 label
|
H A D | basic-arm-instructions.s | 2400 smlals r2, r3, r5, r8 2405 @ CHECK: smlals r2, r3, r5, r8 @ encoding: [0x95,0x28,0xf3,0xe0]
|
/external/valgrind/none/tests/arm/ |
H A D | v6intARM.stdout.exp | 584 smlals r0, r1, r2, r3 :: rd 0x00000000 rd2 0x00000000, rm 0x00000000 rs 0x00000000, carryin 0, cpsr 0x40000000 Z 585 smlals r0, r1, r2, r3 :: rd 0x00000000 rd2 0x00000001, rm 0x00000000 rs 0x00000000, carryin 0, cpsr 0x00000000 586 smlals r0, r1, r2, r3 :: rd 0x00000001 rd2 0x00000001, rm 0x00000000 rs 0x00000000, carryin 0, cpsr 0x00000000 587 smlals r0, r1, r2, r3 :: rd 0x00000001 rd2 0xffffffff, rm 0x00000001 rs 0x00000001, carryin 0, cpsr 0x80000000 N 588 smlals r0, r1, r2, r3 :: rd 0x00000000 rd2 0x00000000, rm 0x00000000 rs 0x00000001, carryin 0, cpsr 0x40000000 Z 589 smlals r0, r1, r2, r3 :: rd 0x00000000 rd2 0x00000000, rm 0x00000001 rs 0x00000000, carryin 0, cpsr 0x40000000 Z 590 smlals r0, r1, r2, r3 :: rd 0x00000001 rd2 0x00000000, rm 0x00000001 rs 0x00000001, carryin 0, cpsr 0x00000000 591 smlals r0, r1, r2, r3 :: rd 0xfffe0001 rd2 0x00000000, rm 0x0000ffff rs 0x0000ffff, carryin 0, cpsr 0x00000000 592 smlals r0, r1, r2, r3 :: rd 0x00000001 rd2 0x00000000, rm 0xffffffff rs 0xffffffff, carryin 0, cpsr 0x00000000
|
/external/vixl/src/aarch32/ |
H A D | assembler-aarch32.h | 3026 void smlals( 3028 void smlals(Register rdlo, Register rdhi, Register rn, Register rm) { function in class:vixl::aarch32::Assembler 3029 smlals(al, rdlo, rdhi, rn, rm);
|
H A D | disasm-aarch32.h | 986 void smlals(
|
H A D | assembler-aarch32.cc | 9194 void Assembler::smlals( function in class:vixl::aarch32::Assembler 9207 Delegate(kSmlals, &Assembler::smlals, cond, rdlo, rdhi, rn, rm);
|
H A D | macro-assembler-aarch32.h | 3748 smlals(cond, rdlo, rdhi, rn, rm);
|
H A D | disasm-aarch32.cc | 2613 void Disassembler::smlals( function in class:vixl::aarch32::Disassembler [all...] |
/external/swiftshader/third_party/LLVM/test/MC/ARM/ |
H A D | basic-arm-instructions.s | 1627 smlals r2, r3, r5, r8 1632 @ CHECK: smlals r2, r3, r5, r8 @ encoding: [0x95,0x28,0xf3,0xe0]
|