/external/vixl/src/aarch32/ |
H A D | assembler-aarch32.h | 314 SpecialRegister spec_reg); 316 Condition cond, MaskedSpecialRegister spec_reg, const Operand& operand); 574 SpecialFPRegister spec_reg); 576 SpecialFPRegister spec_reg, 934 SpecialRegister /*spec_reg*/) { 942 MaskedSpecialRegister /*spec_reg*/, 1742 SpecialFPRegister /*spec_reg*/) { 1750 SpecialFPRegister /*spec_reg*/, 2589 void mrs(Condition cond, Register rd, SpecialRegister spec_reg); 2590 void mrs(Register rd, SpecialRegister spec_reg) { mr argument 2595 msr(MaskedSpecialRegister spec_reg, const Operand& operand) argument 4889 vmrs(RegisterOrAPSR_nzcv rt, SpecialFPRegister spec_reg) argument 4894 vmsr(SpecialFPRegister spec_reg, Register rt) argument [all...] |
H A D | macro-assembler-aarch32.cc | 2536 MaskedSpecialRegister spec_reg, 2548 msr(cond, spec_reg, scratch); 2551 Assembler::Delegate(type, instruction, cond, spec_reg, operand); 2533 Delegate(InstructionType type, InstructionCondMsrOp instruction, Condition cond, MaskedSpecialRegister spec_reg, const Operand& operand) argument
|
H A D | disasm-aarch32.h | 798 void mrs(Condition cond, Register rd, SpecialRegister spec_reg); 801 MaskedSpecialRegister spec_reg, 1912 void vmrs(Condition cond, RegisterOrAPSR_nzcv rt, SpecialFPRegister spec_reg); 1914 void vmsr(Condition cond, SpecialFPRegister spec_reg, Register rt);
|
H A D | macro-assembler-aarch32.h | 1065 MaskedSpecialRegister spec_reg, 2606 void Mrs(Condition cond, Register rd, SpecialRegister spec_reg) { argument 2612 mrs(cond, rd, spec_reg); 2614 void Mrs(Register rd, SpecialRegister spec_reg) { Mrs(al, rd, spec_reg); } argument 2617 MaskedSpecialRegister spec_reg, 2624 msr(cond, spec_reg, operand); 2626 void Msr(MaskedSpecialRegister spec_reg, const Operand& operand) { argument 2627 Msr(al, spec_reg, operand); 8008 SpecialFPRegister spec_reg) { 2616 Msr(Condition cond, MaskedSpecialRegister spec_reg, const Operand& operand) argument 8006 Vmrs(Condition cond, RegisterOrAPSR_nzcv rt, SpecialFPRegister spec_reg) argument 8016 Vmrs(RegisterOrAPSR_nzcv rt, SpecialFPRegister spec_reg) argument 8020 Vmsr(Condition cond, SpecialFPRegister spec_reg, Register rt) argument 8028 Vmsr(SpecialFPRegister spec_reg, Register rt) argument [all...] |
H A D | assembler-aarch32.cc | 6749 void Assembler::mrs(Condition cond, Register rd, SpecialRegister spec_reg) { argument 6753 // MRS{<c>}{<q>} <Rd>, <spec_reg> ; T1 6754 EmitT32_32(0xf3ef8000U | (rd.GetCode() << 8) | (spec_reg.GetReg() << 20)); 6758 // MRS{<c>}{<q>} <Rd>, <spec_reg> ; A1 6761 (spec_reg.GetReg() << 22)); 6765 Delegate(kMrs, &Assembler::mrs, cond, rd, spec_reg); 6769 MaskedSpecialRegister spec_reg, 6777 // MSR{<c>}{<q>} <spec_reg>, #<imm> ; A1 6780 ((spec_reg.GetReg() & 0xf) << 16) | 6781 ((spec_reg 6768 msr(Condition cond, MaskedSpecialRegister spec_reg, const Operand& operand) argument 19955 vmrs(Condition cond, RegisterOrAPSR_nzcv rt, SpecialFPRegister spec_reg) argument 19976 vmsr(Condition cond, SpecialFPRegister spec_reg, Register rt) argument [all...] |
H A D | disasm-aarch32.cc | 1936 void Disassembler::mrs(Condition cond, Register rd, SpecialRegister spec_reg) { argument 1939 << ", " << spec_reg; local 1943 MaskedSpecialRegister spec_reg, 1947 << spec_reg << ", " << operand; 5384 SpecialFPRegister spec_reg) { 5387 << ", " << spec_reg; local 5391 SpecialFPRegister spec_reg, 5395 << spec_reg << ", " << rt; 9501 unsigned spec_reg = ((instr >> 8) & 0xf) | local 9504 // MSR{<c>}{<q>} <spec_reg>, <R 1942 msr(Condition cond, MaskedSpecialRegister spec_reg, const Operand& operand) argument 5382 vmrs(Condition cond, RegisterOrAPSR_nzcv rt, SpecialFPRegister spec_reg) argument 5390 vmsr(Condition cond, SpecialFPRegister spec_reg, Register rt) argument 9740 unsigned spec_reg = (instr >> 20) & 0x1; local 25043 unsigned spec_reg = (instr >> 16) & 0xf; local 25161 unsigned spec_reg = (instr >> 16) & 0xf; local 56611 unsigned spec_reg = (instr >> 22) & 0x1; local 56896 unsigned spec_reg = local 61949 unsigned spec_reg = local 67501 unsigned spec_reg = (instr >> 16) & 0xf; local 67638 unsigned spec_reg = (instr >> 16) & 0xf; local [all...] |
/external/v8/src/arm/ |
H A D | disasm-arm.cc | 621 } else { // 'spec_reg 622 DCHECK(STRING_STARTS_WITH(format, "spec_reg")); 888 Format(instr, "msr'cond 'spec_reg'spec_reg_fields, 'rm"); 891 Format(instr, "mrs'cond 'rd, 'spec_reg");
|