1//===- TableGen'erated file -------------------------------------*- C++ -*-===//
2//
3// Target Instruction Enum Values
4//
5// Automatically generated file, do not edit!
6//
7//===----------------------------------------------------------------------===//
8
9
10#ifdef GET_INSTRINFO_ENUM
11#undef GET_INSTRINFO_ENUM
12namespace llvm {
13
14namespace X86 {
15  enum {
16    PHI	= 0,
17    INLINEASM	= 1,
18    PROLOG_LABEL	= 2,
19    EH_LABEL	= 3,
20    GC_LABEL	= 4,
21    KILL	= 5,
22    EXTRACT_SUBREG	= 6,
23    INSERT_SUBREG	= 7,
24    IMPLICIT_DEF	= 8,
25    SUBREG_TO_REG	= 9,
26    COPY_TO_REGCLASS	= 10,
27    DBG_VALUE	= 11,
28    REG_SEQUENCE	= 12,
29    COPY	= 13,
30    AAA	= 14,
31    AAD8i8	= 15,
32    AAM8i8	= 16,
33    AAS	= 17,
34    ABS_F	= 18,
35    ABS_Fp32	= 19,
36    ABS_Fp64	= 20,
37    ABS_Fp80	= 21,
38    ACQUIRE_MOV16rm	= 22,
39    ACQUIRE_MOV32rm	= 23,
40    ACQUIRE_MOV64rm	= 24,
41    ACQUIRE_MOV8rm	= 25,
42    ADC16i16	= 26,
43    ADC16mi	= 27,
44    ADC16mi8	= 28,
45    ADC16mr	= 29,
46    ADC16ri	= 30,
47    ADC16ri8	= 31,
48    ADC16rm	= 32,
49    ADC16rr	= 33,
50    ADC16rr_REV	= 34,
51    ADC32i32	= 35,
52    ADC32mi	= 36,
53    ADC32mi8	= 37,
54    ADC32mr	= 38,
55    ADC32ri	= 39,
56    ADC32ri8	= 40,
57    ADC32rm	= 41,
58    ADC32rr	= 42,
59    ADC32rr_REV	= 43,
60    ADC64i32	= 44,
61    ADC64mi32	= 45,
62    ADC64mi8	= 46,
63    ADC64mr	= 47,
64    ADC64ri32	= 48,
65    ADC64ri8	= 49,
66    ADC64rm	= 50,
67    ADC64rr	= 51,
68    ADC64rr_REV	= 52,
69    ADC8i8	= 53,
70    ADC8mi	= 54,
71    ADC8mr	= 55,
72    ADC8ri	= 56,
73    ADC8rm	= 57,
74    ADC8rr	= 58,
75    ADC8rr_REV	= 59,
76    ADD16i16	= 60,
77    ADD16mi	= 61,
78    ADD16mi8	= 62,
79    ADD16mr	= 63,
80    ADD16ri	= 64,
81    ADD16ri8	= 65,
82    ADD16ri8_DB	= 66,
83    ADD16ri_DB	= 67,
84    ADD16rm	= 68,
85    ADD16rr	= 69,
86    ADD16rr_DB	= 70,
87    ADD16rr_REV	= 71,
88    ADD32i32	= 72,
89    ADD32mi	= 73,
90    ADD32mi8	= 74,
91    ADD32mr	= 75,
92    ADD32ri	= 76,
93    ADD32ri8	= 77,
94    ADD32ri8_DB	= 78,
95    ADD32ri_DB	= 79,
96    ADD32rm	= 80,
97    ADD32rr	= 81,
98    ADD32rr_DB	= 82,
99    ADD32rr_REV	= 83,
100    ADD64i32	= 84,
101    ADD64mi32	= 85,
102    ADD64mi8	= 86,
103    ADD64mr	= 87,
104    ADD64ri32	= 88,
105    ADD64ri32_DB	= 89,
106    ADD64ri8	= 90,
107    ADD64ri8_DB	= 91,
108    ADD64rm	= 92,
109    ADD64rr	= 93,
110    ADD64rr_DB	= 94,
111    ADD64rr_REV	= 95,
112    ADD8i8	= 96,
113    ADD8mi	= 97,
114    ADD8mr	= 98,
115    ADD8ri	= 99,
116    ADD8rm	= 100,
117    ADD8rr	= 101,
118    ADD8rr_REV	= 102,
119    ADDPDrm	= 103,
120    ADDPDrr	= 104,
121    ADDPSrm	= 105,
122    ADDPSrr	= 106,
123    ADDSDrm	= 107,
124    ADDSDrm_Int	= 108,
125    ADDSDrr	= 109,
126    ADDSDrr_Int	= 110,
127    ADDSSrm	= 111,
128    ADDSSrm_Int	= 112,
129    ADDSSrr	= 113,
130    ADDSSrr_Int	= 114,
131    ADDSUBPDrm	= 115,
132    ADDSUBPDrr	= 116,
133    ADDSUBPSrm	= 117,
134    ADDSUBPSrr	= 118,
135    ADD_F32m	= 119,
136    ADD_F64m	= 120,
137    ADD_FI16m	= 121,
138    ADD_FI32m	= 122,
139    ADD_FPrST0	= 123,
140    ADD_FST0r	= 124,
141    ADD_Fp32	= 125,
142    ADD_Fp32m	= 126,
143    ADD_Fp64	= 127,
144    ADD_Fp64m	= 128,
145    ADD_Fp64m32	= 129,
146    ADD_Fp80	= 130,
147    ADD_Fp80m32	= 131,
148    ADD_Fp80m64	= 132,
149    ADD_FpI16m32	= 133,
150    ADD_FpI16m64	= 134,
151    ADD_FpI16m80	= 135,
152    ADD_FpI32m32	= 136,
153    ADD_FpI32m64	= 137,
154    ADD_FpI32m80	= 138,
155    ADD_FrST0	= 139,
156    ADJCALLSTACKDOWN32	= 140,
157    ADJCALLSTACKDOWN64	= 141,
158    ADJCALLSTACKUP32	= 142,
159    ADJCALLSTACKUP64	= 143,
160    AESDECLASTrm	= 144,
161    AESDECLASTrr	= 145,
162    AESDECrm	= 146,
163    AESDECrr	= 147,
164    AESENCLASTrm	= 148,
165    AESENCLASTrr	= 149,
166    AESENCrm	= 150,
167    AESENCrr	= 151,
168    AESIMCrm	= 152,
169    AESIMCrr	= 153,
170    AESKEYGENASSIST128rm	= 154,
171    AESKEYGENASSIST128rr	= 155,
172    AND16i16	= 156,
173    AND16mi	= 157,
174    AND16mi8	= 158,
175    AND16mr	= 159,
176    AND16ri	= 160,
177    AND16ri8	= 161,
178    AND16rm	= 162,
179    AND16rr	= 163,
180    AND16rr_REV	= 164,
181    AND32i32	= 165,
182    AND32mi	= 166,
183    AND32mi8	= 167,
184    AND32mr	= 168,
185    AND32ri	= 169,
186    AND32ri8	= 170,
187    AND32rm	= 171,
188    AND32rr	= 172,
189    AND32rr_REV	= 173,
190    AND64i32	= 174,
191    AND64mi32	= 175,
192    AND64mi8	= 176,
193    AND64mr	= 177,
194    AND64ri32	= 178,
195    AND64ri8	= 179,
196    AND64rm	= 180,
197    AND64rr	= 181,
198    AND64rr_REV	= 182,
199    AND8i8	= 183,
200    AND8mi	= 184,
201    AND8mr	= 185,
202    AND8ri	= 186,
203    AND8rm	= 187,
204    AND8rr	= 188,
205    AND8rr_REV	= 189,
206    ANDN32rm	= 190,
207    ANDN32rr	= 191,
208    ANDN64rm	= 192,
209    ANDN64rr	= 193,
210    ANDNPDrm	= 194,
211    ANDNPDrr	= 195,
212    ANDNPSrm	= 196,
213    ANDNPSrr	= 197,
214    ANDPDrm	= 198,
215    ANDPDrr	= 199,
216    ANDPSrm	= 200,
217    ANDPSrr	= 201,
218    ARPL16mr	= 202,
219    ARPL16rr	= 203,
220    ATOMADD6432	= 204,
221    ATOMAND16	= 205,
222    ATOMAND32	= 206,
223    ATOMAND64	= 207,
224    ATOMAND6432	= 208,
225    ATOMAND8	= 209,
226    ATOMMAX16	= 210,
227    ATOMMAX32	= 211,
228    ATOMMAX64	= 212,
229    ATOMMIN16	= 213,
230    ATOMMIN32	= 214,
231    ATOMMIN64	= 215,
232    ATOMNAND16	= 216,
233    ATOMNAND32	= 217,
234    ATOMNAND64	= 218,
235    ATOMNAND6432	= 219,
236    ATOMNAND8	= 220,
237    ATOMOR16	= 221,
238    ATOMOR32	= 222,
239    ATOMOR64	= 223,
240    ATOMOR6432	= 224,
241    ATOMOR8	= 225,
242    ATOMSUB6432	= 226,
243    ATOMSWAP6432	= 227,
244    ATOMUMAX16	= 228,
245    ATOMUMAX32	= 229,
246    ATOMUMAX64	= 230,
247    ATOMUMIN16	= 231,
248    ATOMUMIN32	= 232,
249    ATOMUMIN64	= 233,
250    ATOMXOR16	= 234,
251    ATOMXOR32	= 235,
252    ATOMXOR64	= 236,
253    ATOMXOR6432	= 237,
254    ATOMXOR8	= 238,
255    AVX_SET0PDY	= 239,
256    AVX_SET0PSY	= 240,
257    AVX_SETALLONES	= 241,
258    BLENDPDrmi	= 242,
259    BLENDPDrri	= 243,
260    BLENDPSrmi	= 244,
261    BLENDPSrri	= 245,
262    BLENDVPDrm0	= 246,
263    BLENDVPDrr0	= 247,
264    BLENDVPSrm0	= 248,
265    BLENDVPSrr0	= 249,
266    BOUNDS16rm	= 250,
267    BOUNDS32rm	= 251,
268    BSF16rm	= 252,
269    BSF16rr	= 253,
270    BSF32rm	= 254,
271    BSF32rr	= 255,
272    BSF64rm	= 256,
273    BSF64rr	= 257,
274    BSR16rm	= 258,
275    BSR16rr	= 259,
276    BSR32rm	= 260,
277    BSR32rr	= 261,
278    BSR64rm	= 262,
279    BSR64rr	= 263,
280    BSWAP32r	= 264,
281    BSWAP64r	= 265,
282    BT16mi8	= 266,
283    BT16mr	= 267,
284    BT16ri8	= 268,
285    BT16rr	= 269,
286    BT32mi8	= 270,
287    BT32mr	= 271,
288    BT32ri8	= 272,
289    BT32rr	= 273,
290    BT64mi8	= 274,
291    BT64mr	= 275,
292    BT64ri8	= 276,
293    BT64rr	= 277,
294    BTC16mi8	= 278,
295    BTC16mr	= 279,
296    BTC16ri8	= 280,
297    BTC16rr	= 281,
298    BTC32mi8	= 282,
299    BTC32mr	= 283,
300    BTC32ri8	= 284,
301    BTC32rr	= 285,
302    BTC64mi8	= 286,
303    BTC64mr	= 287,
304    BTC64ri8	= 288,
305    BTC64rr	= 289,
306    BTR16mi8	= 290,
307    BTR16mr	= 291,
308    BTR16ri8	= 292,
309    BTR16rr	= 293,
310    BTR32mi8	= 294,
311    BTR32mr	= 295,
312    BTR32ri8	= 296,
313    BTR32rr	= 297,
314    BTR64mi8	= 298,
315    BTR64mr	= 299,
316    BTR64ri8	= 300,
317    BTR64rr	= 301,
318    BTS16mi8	= 302,
319    BTS16mr	= 303,
320    BTS16ri8	= 304,
321    BTS16rr	= 305,
322    BTS32mi8	= 306,
323    BTS32mr	= 307,
324    BTS32ri8	= 308,
325    BTS32rr	= 309,
326    BTS64mi8	= 310,
327    BTS64mr	= 311,
328    BTS64ri8	= 312,
329    BTS64rr	= 313,
330    CALL32m	= 314,
331    CALL32r	= 315,
332    CALL64m	= 316,
333    CALL64pcrel32	= 317,
334    CALL64r	= 318,
335    CALLpcrel16	= 319,
336    CALLpcrel32	= 320,
337    CBW	= 321,
338    CDQ	= 322,
339    CDQE	= 323,
340    CHS_F	= 324,
341    CHS_Fp32	= 325,
342    CHS_Fp64	= 326,
343    CHS_Fp80	= 327,
344    CLC	= 328,
345    CLD	= 329,
346    CLFLUSH	= 330,
347    CLI	= 331,
348    CLTS	= 332,
349    CMC	= 333,
350    CMOVA16rm	= 334,
351    CMOVA16rr	= 335,
352    CMOVA32rm	= 336,
353    CMOVA32rr	= 337,
354    CMOVA64rm	= 338,
355    CMOVA64rr	= 339,
356    CMOVAE16rm	= 340,
357    CMOVAE16rr	= 341,
358    CMOVAE32rm	= 342,
359    CMOVAE32rr	= 343,
360    CMOVAE64rm	= 344,
361    CMOVAE64rr	= 345,
362    CMOVB16rm	= 346,
363    CMOVB16rr	= 347,
364    CMOVB32rm	= 348,
365    CMOVB32rr	= 349,
366    CMOVB64rm	= 350,
367    CMOVB64rr	= 351,
368    CMOVBE16rm	= 352,
369    CMOVBE16rr	= 353,
370    CMOVBE32rm	= 354,
371    CMOVBE32rr	= 355,
372    CMOVBE64rm	= 356,
373    CMOVBE64rr	= 357,
374    CMOVBE_F	= 358,
375    CMOVBE_Fp32	= 359,
376    CMOVBE_Fp64	= 360,
377    CMOVBE_Fp80	= 361,
378    CMOVB_F	= 362,
379    CMOVB_Fp32	= 363,
380    CMOVB_Fp64	= 364,
381    CMOVB_Fp80	= 365,
382    CMOVE16rm	= 366,
383    CMOVE16rr	= 367,
384    CMOVE32rm	= 368,
385    CMOVE32rr	= 369,
386    CMOVE64rm	= 370,
387    CMOVE64rr	= 371,
388    CMOVE_F	= 372,
389    CMOVE_Fp32	= 373,
390    CMOVE_Fp64	= 374,
391    CMOVE_Fp80	= 375,
392    CMOVG16rm	= 376,
393    CMOVG16rr	= 377,
394    CMOVG32rm	= 378,
395    CMOVG32rr	= 379,
396    CMOVG64rm	= 380,
397    CMOVG64rr	= 381,
398    CMOVGE16rm	= 382,
399    CMOVGE16rr	= 383,
400    CMOVGE32rm	= 384,
401    CMOVGE32rr	= 385,
402    CMOVGE64rm	= 386,
403    CMOVGE64rr	= 387,
404    CMOVL16rm	= 388,
405    CMOVL16rr	= 389,
406    CMOVL32rm	= 390,
407    CMOVL32rr	= 391,
408    CMOVL64rm	= 392,
409    CMOVL64rr	= 393,
410    CMOVLE16rm	= 394,
411    CMOVLE16rr	= 395,
412    CMOVLE32rm	= 396,
413    CMOVLE32rr	= 397,
414    CMOVLE64rm	= 398,
415    CMOVLE64rr	= 399,
416    CMOVNBE_F	= 400,
417    CMOVNBE_Fp32	= 401,
418    CMOVNBE_Fp64	= 402,
419    CMOVNBE_Fp80	= 403,
420    CMOVNB_F	= 404,
421    CMOVNB_Fp32	= 405,
422    CMOVNB_Fp64	= 406,
423    CMOVNB_Fp80	= 407,
424    CMOVNE16rm	= 408,
425    CMOVNE16rr	= 409,
426    CMOVNE32rm	= 410,
427    CMOVNE32rr	= 411,
428    CMOVNE64rm	= 412,
429    CMOVNE64rr	= 413,
430    CMOVNE_F	= 414,
431    CMOVNE_Fp32	= 415,
432    CMOVNE_Fp64	= 416,
433    CMOVNE_Fp80	= 417,
434    CMOVNO16rm	= 418,
435    CMOVNO16rr	= 419,
436    CMOVNO32rm	= 420,
437    CMOVNO32rr	= 421,
438    CMOVNO64rm	= 422,
439    CMOVNO64rr	= 423,
440    CMOVNP16rm	= 424,
441    CMOVNP16rr	= 425,
442    CMOVNP32rm	= 426,
443    CMOVNP32rr	= 427,
444    CMOVNP64rm	= 428,
445    CMOVNP64rr	= 429,
446    CMOVNP_F	= 430,
447    CMOVNP_Fp32	= 431,
448    CMOVNP_Fp64	= 432,
449    CMOVNP_Fp80	= 433,
450    CMOVNS16rm	= 434,
451    CMOVNS16rr	= 435,
452    CMOVNS32rm	= 436,
453    CMOVNS32rr	= 437,
454    CMOVNS64rm	= 438,
455    CMOVNS64rr	= 439,
456    CMOVO16rm	= 440,
457    CMOVO16rr	= 441,
458    CMOVO32rm	= 442,
459    CMOVO32rr	= 443,
460    CMOVO64rm	= 444,
461    CMOVO64rr	= 445,
462    CMOVP16rm	= 446,
463    CMOVP16rr	= 447,
464    CMOVP32rm	= 448,
465    CMOVP32rr	= 449,
466    CMOVP64rm	= 450,
467    CMOVP64rr	= 451,
468    CMOVP_F	= 452,
469    CMOVP_Fp32	= 453,
470    CMOVP_Fp64	= 454,
471    CMOVP_Fp80	= 455,
472    CMOVS16rm	= 456,
473    CMOVS16rr	= 457,
474    CMOVS32rm	= 458,
475    CMOVS32rr	= 459,
476    CMOVS64rm	= 460,
477    CMOVS64rr	= 461,
478    CMOV_FR32	= 462,
479    CMOV_FR64	= 463,
480    CMOV_GR16	= 464,
481    CMOV_GR32	= 465,
482    CMOV_GR8	= 466,
483    CMOV_RFP32	= 467,
484    CMOV_RFP64	= 468,
485    CMOV_RFP80	= 469,
486    CMOV_V2F64	= 470,
487    CMOV_V2I64	= 471,
488    CMOV_V4F32	= 472,
489    CMOV_V4F64	= 473,
490    CMOV_V4I64	= 474,
491    CMOV_V8F32	= 475,
492    CMP16i16	= 476,
493    CMP16mi	= 477,
494    CMP16mi8	= 478,
495    CMP16mr	= 479,
496    CMP16ri	= 480,
497    CMP16ri8	= 481,
498    CMP16rm	= 482,
499    CMP16rr	= 483,
500    CMP16rr_REV	= 484,
501    CMP32i32	= 485,
502    CMP32mi	= 486,
503    CMP32mi8	= 487,
504    CMP32mr	= 488,
505    CMP32ri	= 489,
506    CMP32ri8	= 490,
507    CMP32rm	= 491,
508    CMP32rr	= 492,
509    CMP32rr_REV	= 493,
510    CMP64i32	= 494,
511    CMP64mi32	= 495,
512    CMP64mi8	= 496,
513    CMP64mr	= 497,
514    CMP64ri32	= 498,
515    CMP64ri8	= 499,
516    CMP64rm	= 500,
517    CMP64rr	= 501,
518    CMP64rr_REV	= 502,
519    CMP8i8	= 503,
520    CMP8mi	= 504,
521    CMP8mr	= 505,
522    CMP8ri	= 506,
523    CMP8rm	= 507,
524    CMP8rr	= 508,
525    CMP8rr_REV	= 509,
526    CMPPDrmi	= 510,
527    CMPPDrmi_alt	= 511,
528    CMPPDrri	= 512,
529    CMPPDrri_alt	= 513,
530    CMPPSrmi	= 514,
531    CMPPSrmi_alt	= 515,
532    CMPPSrri	= 516,
533    CMPPSrri_alt	= 517,
534    CMPS16	= 518,
535    CMPS32	= 519,
536    CMPS64	= 520,
537    CMPS8	= 521,
538    CMPSDrm	= 522,
539    CMPSDrm_alt	= 523,
540    CMPSDrr	= 524,
541    CMPSDrr_alt	= 525,
542    CMPSSrm	= 526,
543    CMPSSrm_alt	= 527,
544    CMPSSrr	= 528,
545    CMPSSrr_alt	= 529,
546    CMPXCHG16B	= 530,
547    CMPXCHG16rm	= 531,
548    CMPXCHG16rr	= 532,
549    CMPXCHG32rm	= 533,
550    CMPXCHG32rr	= 534,
551    CMPXCHG64rm	= 535,
552    CMPXCHG64rr	= 536,
553    CMPXCHG8B	= 537,
554    CMPXCHG8rm	= 538,
555    CMPXCHG8rr	= 539,
556    COMISDrm	= 540,
557    COMISDrr	= 541,
558    COMISSrm	= 542,
559    COMISSrr	= 543,
560    COMP_FST0r	= 544,
561    COM_FIPr	= 545,
562    COM_FIr	= 546,
563    COM_FST0r	= 547,
564    COS_F	= 548,
565    COS_Fp32	= 549,
566    COS_Fp64	= 550,
567    COS_Fp80	= 551,
568    CPUID	= 552,
569    CQO	= 553,
570    CRC32r32m16	= 554,
571    CRC32r32m32	= 555,
572    CRC32r32m8	= 556,
573    CRC32r32r16	= 557,
574    CRC32r32r32	= 558,
575    CRC32r32r8	= 559,
576    CRC32r64m64	= 560,
577    CRC32r64m8	= 561,
578    CRC32r64r64	= 562,
579    CRC32r64r8	= 563,
580    CS_PREFIX	= 564,
581    CVTDQ2PDrm	= 565,
582    CVTDQ2PDrr	= 566,
583    CVTDQ2PSrm	= 567,
584    CVTDQ2PSrr	= 568,
585    CVTPD2DQrm	= 569,
586    CVTPD2DQrr	= 570,
587    CVTPD2PSrm	= 571,
588    CVTPD2PSrr	= 572,
589    CVTPS2DQrm	= 573,
590    CVTPS2DQrr	= 574,
591    CVTPS2PDrm	= 575,
592    CVTPS2PDrr	= 576,
593    CVTSD2SI64rm	= 577,
594    CVTSD2SI64rr	= 578,
595    CVTSD2SIrm	= 579,
596    CVTSD2SIrr	= 580,
597    CVTSD2SSrm	= 581,
598    CVTSD2SSrr	= 582,
599    CVTSI2SD64rm	= 583,
600    CVTSI2SD64rr	= 584,
601    CVTSI2SDrm	= 585,
602    CVTSI2SDrr	= 586,
603    CVTSI2SS64rm	= 587,
604    CVTSI2SS64rr	= 588,
605    CVTSI2SSrm	= 589,
606    CVTSI2SSrr	= 590,
607    CVTSS2SDrm	= 591,
608    CVTSS2SDrr	= 592,
609    CVTSS2SI64rm	= 593,
610    CVTSS2SI64rr	= 594,
611    CVTSS2SIrm	= 595,
612    CVTSS2SIrr	= 596,
613    CVTTPD2DQrm	= 597,
614    CVTTPD2DQrr	= 598,
615    CVTTPS2DQrm	= 599,
616    CVTTPS2DQrr	= 600,
617    CVTTSD2SI64rm	= 601,
618    CVTTSD2SI64rr	= 602,
619    CVTTSD2SIrm	= 603,
620    CVTTSD2SIrr	= 604,
621    CVTTSS2SI64rm	= 605,
622    CVTTSS2SI64rr	= 606,
623    CVTTSS2SIrm	= 607,
624    CVTTSS2SIrr	= 608,
625    CWD	= 609,
626    CWDE	= 610,
627    DAA	= 611,
628    DAS	= 612,
629    DATA16_PREFIX	= 613,
630    DEC16m	= 614,
631    DEC16r	= 615,
632    DEC32m	= 616,
633    DEC32r	= 617,
634    DEC64_16m	= 618,
635    DEC64_16r	= 619,
636    DEC64_32m	= 620,
637    DEC64_32r	= 621,
638    DEC64m	= 622,
639    DEC64r	= 623,
640    DEC8m	= 624,
641    DEC8r	= 625,
642    DIV16m	= 626,
643    DIV16r	= 627,
644    DIV32m	= 628,
645    DIV32r	= 629,
646    DIV64m	= 630,
647    DIV64r	= 631,
648    DIV8m	= 632,
649    DIV8r	= 633,
650    DIVPDrm	= 634,
651    DIVPDrr	= 635,
652    DIVPSrm	= 636,
653    DIVPSrr	= 637,
654    DIVR_F32m	= 638,
655    DIVR_F64m	= 639,
656    DIVR_FI16m	= 640,
657    DIVR_FI32m	= 641,
658    DIVR_FPrST0	= 642,
659    DIVR_FST0r	= 643,
660    DIVR_Fp32m	= 644,
661    DIVR_Fp64m	= 645,
662    DIVR_Fp64m32	= 646,
663    DIVR_Fp80m32	= 647,
664    DIVR_Fp80m64	= 648,
665    DIVR_FpI16m32	= 649,
666    DIVR_FpI16m64	= 650,
667    DIVR_FpI16m80	= 651,
668    DIVR_FpI32m32	= 652,
669    DIVR_FpI32m64	= 653,
670    DIVR_FpI32m80	= 654,
671    DIVR_FrST0	= 655,
672    DIVSDrm	= 656,
673    DIVSDrm_Int	= 657,
674    DIVSDrr	= 658,
675    DIVSDrr_Int	= 659,
676    DIVSSrm	= 660,
677    DIVSSrm_Int	= 661,
678    DIVSSrr	= 662,
679    DIVSSrr_Int	= 663,
680    DIV_F32m	= 664,
681    DIV_F64m	= 665,
682    DIV_FI16m	= 666,
683    DIV_FI32m	= 667,
684    DIV_FPrST0	= 668,
685    DIV_FST0r	= 669,
686    DIV_Fp32	= 670,
687    DIV_Fp32m	= 671,
688    DIV_Fp64	= 672,
689    DIV_Fp64m	= 673,
690    DIV_Fp64m32	= 674,
691    DIV_Fp80	= 675,
692    DIV_Fp80m32	= 676,
693    DIV_Fp80m64	= 677,
694    DIV_FpI16m32	= 678,
695    DIV_FpI16m64	= 679,
696    DIV_FpI16m80	= 680,
697    DIV_FpI32m32	= 681,
698    DIV_FpI32m64	= 682,
699    DIV_FpI32m80	= 683,
700    DIV_FrST0	= 684,
701    DPPDrmi	= 685,
702    DPPDrri	= 686,
703    DPPSrmi	= 687,
704    DPPSrri	= 688,
705    DS_PREFIX	= 689,
706    EH_RETURN	= 690,
707    EH_RETURN64	= 691,
708    ENTER	= 692,
709    ES_PREFIX	= 693,
710    EXTRACTPSmr	= 694,
711    EXTRACTPSrr	= 695,
712    F2XM1	= 696,
713    FARCALL16i	= 697,
714    FARCALL16m	= 698,
715    FARCALL32i	= 699,
716    FARCALL32m	= 700,
717    FARCALL64	= 701,
718    FARJMP16i	= 702,
719    FARJMP16m	= 703,
720    FARJMP32i	= 704,
721    FARJMP32m	= 705,
722    FARJMP64	= 706,
723    FBLDm	= 707,
724    FBSTPm	= 708,
725    FCOM32m	= 709,
726    FCOM64m	= 710,
727    FCOMP32m	= 711,
728    FCOMP64m	= 712,
729    FCOMPP	= 713,
730    FDECSTP	= 714,
731    FEMMS	= 715,
732    FFREE	= 716,
733    FICOM16m	= 717,
734    FICOM32m	= 718,
735    FICOMP16m	= 719,
736    FICOMP32m	= 720,
737    FINCSTP	= 721,
738    FLDCW16m	= 722,
739    FLDENVm	= 723,
740    FLDL2E	= 724,
741    FLDL2T	= 725,
742    FLDLG2	= 726,
743    FLDLN2	= 727,
744    FLDPI	= 728,
745    FNCLEX	= 729,
746    FNINIT	= 730,
747    FNOP	= 731,
748    FNSTCW16m	= 732,
749    FNSTSW8r	= 733,
750    FNSTSWm	= 734,
751    FP32_TO_INT16_IN_MEM	= 735,
752    FP32_TO_INT32_IN_MEM	= 736,
753    FP32_TO_INT64_IN_MEM	= 737,
754    FP64_TO_INT16_IN_MEM	= 738,
755    FP64_TO_INT32_IN_MEM	= 739,
756    FP64_TO_INT64_IN_MEM	= 740,
757    FP80_TO_INT16_IN_MEM	= 741,
758    FP80_TO_INT32_IN_MEM	= 742,
759    FP80_TO_INT64_IN_MEM	= 743,
760    FPATAN	= 744,
761    FPREM	= 745,
762    FPREM1	= 746,
763    FPTAN	= 747,
764    FRNDINT	= 748,
765    FRSTORm	= 749,
766    FSAVEm	= 750,
767    FSCALE	= 751,
768    FSINCOS	= 752,
769    FSTENVm	= 753,
770    FS_PREFIX	= 754,
771    FXAM	= 755,
772    FXRSTOR	= 756,
773    FXRSTOR64	= 757,
774    FXSAVE	= 758,
775    FXSAVE64	= 759,
776    FXTRACT	= 760,
777    FYL2X	= 761,
778    FYL2XP1	= 762,
779    FpPOP_RETVAL	= 763,
780    FsANDNPDrm	= 764,
781    FsANDNPDrr	= 765,
782    FsANDNPSrm	= 766,
783    FsANDNPSrr	= 767,
784    FsANDPDrm	= 768,
785    FsANDPDrr	= 769,
786    FsANDPSrm	= 770,
787    FsANDPSrr	= 771,
788    FsFLD0SD	= 772,
789    FsFLD0SS	= 773,
790    FsMOVAPDrm	= 774,
791    FsMOVAPDrr	= 775,
792    FsMOVAPSrm	= 776,
793    FsMOVAPSrr	= 777,
794    FsORPDrm	= 778,
795    FsORPDrr	= 779,
796    FsORPSrm	= 780,
797    FsORPSrr	= 781,
798    FsVMOVAPDrm	= 782,
799    FsVMOVAPDrr	= 783,
800    FsVMOVAPSrm	= 784,
801    FsVMOVAPSrr	= 785,
802    FsXORPDrm	= 786,
803    FsXORPDrr	= 787,
804    FsXORPSrm	= 788,
805    FsXORPSrr	= 789,
806    GS_PREFIX	= 790,
807    HADDPDrm	= 791,
808    HADDPDrr	= 792,
809    HADDPSrm	= 793,
810    HADDPSrr	= 794,
811    HLT	= 795,
812    HSUBPDrm	= 796,
813    HSUBPDrr	= 797,
814    HSUBPSrm	= 798,
815    HSUBPSrr	= 799,
816    IDIV16m	= 800,
817    IDIV16r	= 801,
818    IDIV32m	= 802,
819    IDIV32r	= 803,
820    IDIV64m	= 804,
821    IDIV64r	= 805,
822    IDIV8m	= 806,
823    IDIV8r	= 807,
824    ILD_F16m	= 808,
825    ILD_F32m	= 809,
826    ILD_F64m	= 810,
827    ILD_Fp16m32	= 811,
828    ILD_Fp16m64	= 812,
829    ILD_Fp16m80	= 813,
830    ILD_Fp32m32	= 814,
831    ILD_Fp32m64	= 815,
832    ILD_Fp32m80	= 816,
833    ILD_Fp64m32	= 817,
834    ILD_Fp64m64	= 818,
835    ILD_Fp64m80	= 819,
836    IMUL16m	= 820,
837    IMUL16r	= 821,
838    IMUL16rm	= 822,
839    IMUL16rmi	= 823,
840    IMUL16rmi8	= 824,
841    IMUL16rr	= 825,
842    IMUL16rri	= 826,
843    IMUL16rri8	= 827,
844    IMUL32m	= 828,
845    IMUL32r	= 829,
846    IMUL32rm	= 830,
847    IMUL32rmi	= 831,
848    IMUL32rmi8	= 832,
849    IMUL32rr	= 833,
850    IMUL32rri	= 834,
851    IMUL32rri8	= 835,
852    IMUL64m	= 836,
853    IMUL64r	= 837,
854    IMUL64rm	= 838,
855    IMUL64rmi32	= 839,
856    IMUL64rmi8	= 840,
857    IMUL64rr	= 841,
858    IMUL64rri32	= 842,
859    IMUL64rri8	= 843,
860    IMUL8m	= 844,
861    IMUL8r	= 845,
862    IN16	= 846,
863    IN16ri	= 847,
864    IN16rr	= 848,
865    IN32	= 849,
866    IN32ri	= 850,
867    IN32rr	= 851,
868    IN8	= 852,
869    IN8ri	= 853,
870    IN8rr	= 854,
871    INC16m	= 855,
872    INC16r	= 856,
873    INC32m	= 857,
874    INC32r	= 858,
875    INC64_16m	= 859,
876    INC64_16r	= 860,
877    INC64_32m	= 861,
878    INC64_32r	= 862,
879    INC64m	= 863,
880    INC64r	= 864,
881    INC8m	= 865,
882    INC8r	= 866,
883    INSERTPSrm	= 867,
884    INSERTPSrr	= 868,
885    INT	= 869,
886    INT3	= 870,
887    INTO	= 871,
888    INVD	= 872,
889    INVEPT32	= 873,
890    INVEPT64	= 874,
891    INVLPG	= 875,
892    INVVPID32	= 876,
893    INVVPID64	= 877,
894    IRET16	= 878,
895    IRET32	= 879,
896    IRET64	= 880,
897    ISTT_FP16m	= 881,
898    ISTT_FP32m	= 882,
899    ISTT_FP64m	= 883,
900    ISTT_Fp16m32	= 884,
901    ISTT_Fp16m64	= 885,
902    ISTT_Fp16m80	= 886,
903    ISTT_Fp32m32	= 887,
904    ISTT_Fp32m64	= 888,
905    ISTT_Fp32m80	= 889,
906    ISTT_Fp64m32	= 890,
907    ISTT_Fp64m64	= 891,
908    ISTT_Fp64m80	= 892,
909    IST_F16m	= 893,
910    IST_F32m	= 894,
911    IST_FP16m	= 895,
912    IST_FP32m	= 896,
913    IST_FP64m	= 897,
914    IST_Fp16m32	= 898,
915    IST_Fp16m64	= 899,
916    IST_Fp16m80	= 900,
917    IST_Fp32m32	= 901,
918    IST_Fp32m64	= 902,
919    IST_Fp32m80	= 903,
920    IST_Fp64m32	= 904,
921    IST_Fp64m64	= 905,
922    IST_Fp64m80	= 906,
923    Int_CMPSDrm	= 907,
924    Int_CMPSDrr	= 908,
925    Int_CMPSSrm	= 909,
926    Int_CMPSSrr	= 910,
927    Int_COMISDrm	= 911,
928    Int_COMISDrr	= 912,
929    Int_COMISSrm	= 913,
930    Int_COMISSrr	= 914,
931    Int_CVTDQ2PDrm	= 915,
932    Int_CVTDQ2PDrr	= 916,
933    Int_CVTDQ2PSrm	= 917,
934    Int_CVTDQ2PSrr	= 918,
935    Int_CVTPD2DQrm	= 919,
936    Int_CVTPD2DQrr	= 920,
937    Int_CVTPD2PSrm	= 921,
938    Int_CVTPD2PSrr	= 922,
939    Int_CVTPS2DQrm	= 923,
940    Int_CVTPS2DQrr	= 924,
941    Int_CVTPS2PDrm	= 925,
942    Int_CVTPS2PDrr	= 926,
943    Int_CVTSD2SSrm	= 927,
944    Int_CVTSD2SSrr	= 928,
945    Int_CVTSI2SD64rm	= 929,
946    Int_CVTSI2SD64rr	= 930,
947    Int_CVTSI2SDrm	= 931,
948    Int_CVTSI2SDrr	= 932,
949    Int_CVTSI2SS64rm	= 933,
950    Int_CVTSI2SS64rr	= 934,
951    Int_CVTSI2SSrm	= 935,
952    Int_CVTSI2SSrr	= 936,
953    Int_CVTSS2SDrm	= 937,
954    Int_CVTSS2SDrr	= 938,
955    Int_CVTTSD2SI64rm	= 939,
956    Int_CVTTSD2SI64rr	= 940,
957    Int_CVTTSD2SIrm	= 941,
958    Int_CVTTSD2SIrr	= 942,
959    Int_CVTTSS2SI64rm	= 943,
960    Int_CVTTSS2SI64rr	= 944,
961    Int_CVTTSS2SIrm	= 945,
962    Int_CVTTSS2SIrr	= 946,
963    Int_MemBarrier	= 947,
964    Int_MemBarrierNoSSE64	= 948,
965    Int_UCOMISDrm	= 949,
966    Int_UCOMISDrr	= 950,
967    Int_UCOMISSrm	= 951,
968    Int_UCOMISSrr	= 952,
969    Int_VCMPSDrm	= 953,
970    Int_VCMPSDrr	= 954,
971    Int_VCMPSSrm	= 955,
972    Int_VCMPSSrr	= 956,
973    Int_VCOMISDrm	= 957,
974    Int_VCOMISDrr	= 958,
975    Int_VCOMISSrm	= 959,
976    Int_VCOMISSrr	= 960,
977    Int_VCVTDQ2PDrm	= 961,
978    Int_VCVTDQ2PDrr	= 962,
979    Int_VCVTDQ2PSrm	= 963,
980    Int_VCVTDQ2PSrr	= 964,
981    Int_VCVTPD2DQrm	= 965,
982    Int_VCVTPD2DQrr	= 966,
983    Int_VCVTPD2PSrm	= 967,
984    Int_VCVTPD2PSrr	= 968,
985    Int_VCVTPS2DQrm	= 969,
986    Int_VCVTPS2DQrr	= 970,
987    Int_VCVTPS2PDrm	= 971,
988    Int_VCVTPS2PDrr	= 972,
989    Int_VCVTSD2SI64rm	= 973,
990    Int_VCVTSD2SI64rr	= 974,
991    Int_VCVTSD2SIrm	= 975,
992    Int_VCVTSD2SIrr	= 976,
993    Int_VCVTSD2SSrm	= 977,
994    Int_VCVTSD2SSrr	= 978,
995    Int_VCVTSI2SD64rm	= 979,
996    Int_VCVTSI2SD64rr	= 980,
997    Int_VCVTSI2SDrm	= 981,
998    Int_VCVTSI2SDrr	= 982,
999    Int_VCVTSI2SS64rm	= 983,
1000    Int_VCVTSI2SS64rr	= 984,
1001    Int_VCVTSI2SSrm	= 985,
1002    Int_VCVTSI2SSrr	= 986,
1003    Int_VCVTSS2SDrm	= 987,
1004    Int_VCVTSS2SDrr	= 988,
1005    Int_VCVTTPS2DQrm	= 989,
1006    Int_VCVTTPS2DQrr	= 990,
1007    Int_VCVTTSD2SI64rm	= 991,
1008    Int_VCVTTSD2SI64rr	= 992,
1009    Int_VCVTTSD2SIrm	= 993,
1010    Int_VCVTTSD2SIrr	= 994,
1011    Int_VCVTTSS2SI64rm	= 995,
1012    Int_VCVTTSS2SI64rr	= 996,
1013    Int_VCVTTSS2SIrm	= 997,
1014    Int_VCVTTSS2SIrr	= 998,
1015    Int_VUCOMISDrm	= 999,
1016    Int_VUCOMISDrr	= 1000,
1017    Int_VUCOMISSrm	= 1001,
1018    Int_VUCOMISSrr	= 1002,
1019    JAE_1	= 1003,
1020    JAE_4	= 1004,
1021    JA_1	= 1005,
1022    JA_4	= 1006,
1023    JBE_1	= 1007,
1024    JBE_4	= 1008,
1025    JB_1	= 1009,
1026    JB_4	= 1010,
1027    JCXZ	= 1011,
1028    JECXZ_32	= 1012,
1029    JECXZ_64	= 1013,
1030    JE_1	= 1014,
1031    JE_4	= 1015,
1032    JGE_1	= 1016,
1033    JGE_4	= 1017,
1034    JG_1	= 1018,
1035    JG_4	= 1019,
1036    JLE_1	= 1020,
1037    JLE_4	= 1021,
1038    JL_1	= 1022,
1039    JL_4	= 1023,
1040    JMP32m	= 1024,
1041    JMP32r	= 1025,
1042    JMP64m	= 1026,
1043    JMP64pcrel32	= 1027,
1044    JMP64r	= 1028,
1045    JMP_1	= 1029,
1046    JMP_4	= 1030,
1047    JNE_1	= 1031,
1048    JNE_4	= 1032,
1049    JNO_1	= 1033,
1050    JNO_4	= 1034,
1051    JNP_1	= 1035,
1052    JNP_4	= 1036,
1053    JNS_1	= 1037,
1054    JNS_4	= 1038,
1055    JO_1	= 1039,
1056    JO_4	= 1040,
1057    JP_1	= 1041,
1058    JP_4	= 1042,
1059    JRCXZ	= 1043,
1060    JS_1	= 1044,
1061    JS_4	= 1045,
1062    LAHF	= 1046,
1063    LAR16rm	= 1047,
1064    LAR16rr	= 1048,
1065    LAR32rm	= 1049,
1066    LAR32rr	= 1050,
1067    LAR64rm	= 1051,
1068    LAR64rr	= 1052,
1069    LCMPXCHG16	= 1053,
1070    LCMPXCHG16B	= 1054,
1071    LCMPXCHG32	= 1055,
1072    LCMPXCHG64	= 1056,
1073    LCMPXCHG8	= 1057,
1074    LCMPXCHG8B	= 1058,
1075    LDDQUrm	= 1059,
1076    LDMXCSR	= 1060,
1077    LDS16rm	= 1061,
1078    LDS32rm	= 1062,
1079    LD_F0	= 1063,
1080    LD_F1	= 1064,
1081    LD_F32m	= 1065,
1082    LD_F64m	= 1066,
1083    LD_F80m	= 1067,
1084    LD_Fp032	= 1068,
1085    LD_Fp064	= 1069,
1086    LD_Fp080	= 1070,
1087    LD_Fp132	= 1071,
1088    LD_Fp164	= 1072,
1089    LD_Fp180	= 1073,
1090    LD_Fp32m	= 1074,
1091    LD_Fp32m64	= 1075,
1092    LD_Fp32m80	= 1076,
1093    LD_Fp64m	= 1077,
1094    LD_Fp64m80	= 1078,
1095    LD_Fp80m	= 1079,
1096    LD_Frr	= 1080,
1097    LEA16r	= 1081,
1098    LEA32r	= 1082,
1099    LEA64_32r	= 1083,
1100    LEA64r	= 1084,
1101    LEAVE	= 1085,
1102    LEAVE64	= 1086,
1103    LES16rm	= 1087,
1104    LES32rm	= 1088,
1105    LFENCE	= 1089,
1106    LFS16rm	= 1090,
1107    LFS32rm	= 1091,
1108    LFS64rm	= 1092,
1109    LGDT16m	= 1093,
1110    LGDTm	= 1094,
1111    LGS16rm	= 1095,
1112    LGS32rm	= 1096,
1113    LGS64rm	= 1097,
1114    LIDT16m	= 1098,
1115    LIDTm	= 1099,
1116    LLDT16m	= 1100,
1117    LLDT16r	= 1101,
1118    LMSW16m	= 1102,
1119    LMSW16r	= 1103,
1120    LOCK_ADD16mi	= 1104,
1121    LOCK_ADD16mi8	= 1105,
1122    LOCK_ADD16mr	= 1106,
1123    LOCK_ADD32mi	= 1107,
1124    LOCK_ADD32mi8	= 1108,
1125    LOCK_ADD32mr	= 1109,
1126    LOCK_ADD64mi32	= 1110,
1127    LOCK_ADD64mi8	= 1111,
1128    LOCK_ADD64mr	= 1112,
1129    LOCK_ADD8mi	= 1113,
1130    LOCK_ADD8mr	= 1114,
1131    LOCK_AND16mi	= 1115,
1132    LOCK_AND16mi8	= 1116,
1133    LOCK_AND16mr	= 1117,
1134    LOCK_AND32mi	= 1118,
1135    LOCK_AND32mi8	= 1119,
1136    LOCK_AND32mr	= 1120,
1137    LOCK_AND64mi32	= 1121,
1138    LOCK_AND64mi8	= 1122,
1139    LOCK_AND64mr	= 1123,
1140    LOCK_AND8mi	= 1124,
1141    LOCK_AND8mr	= 1125,
1142    LOCK_DEC16m	= 1126,
1143    LOCK_DEC32m	= 1127,
1144    LOCK_DEC64m	= 1128,
1145    LOCK_DEC8m	= 1129,
1146    LOCK_INC16m	= 1130,
1147    LOCK_INC32m	= 1131,
1148    LOCK_INC64m	= 1132,
1149    LOCK_INC8m	= 1133,
1150    LOCK_OR16mi	= 1134,
1151    LOCK_OR16mi8	= 1135,
1152    LOCK_OR16mr	= 1136,
1153    LOCK_OR32mi	= 1137,
1154    LOCK_OR32mi8	= 1138,
1155    LOCK_OR32mr	= 1139,
1156    LOCK_OR64mi32	= 1140,
1157    LOCK_OR64mi8	= 1141,
1158    LOCK_OR64mr	= 1142,
1159    LOCK_OR8mi	= 1143,
1160    LOCK_OR8mr	= 1144,
1161    LOCK_PREFIX	= 1145,
1162    LOCK_SUB16mi	= 1146,
1163    LOCK_SUB16mi8	= 1147,
1164    LOCK_SUB16mr	= 1148,
1165    LOCK_SUB32mi	= 1149,
1166    LOCK_SUB32mi8	= 1150,
1167    LOCK_SUB32mr	= 1151,
1168    LOCK_SUB64mi32	= 1152,
1169    LOCK_SUB64mi8	= 1153,
1170    LOCK_SUB64mr	= 1154,
1171    LOCK_SUB8mi	= 1155,
1172    LOCK_SUB8mr	= 1156,
1173    LOCK_XOR16mi	= 1157,
1174    LOCK_XOR16mi8	= 1158,
1175    LOCK_XOR16mr	= 1159,
1176    LOCK_XOR32mi	= 1160,
1177    LOCK_XOR32mi8	= 1161,
1178    LOCK_XOR32mr	= 1162,
1179    LOCK_XOR64mi32	= 1163,
1180    LOCK_XOR64mi8	= 1164,
1181    LOCK_XOR64mr	= 1165,
1182    LOCK_XOR8mi	= 1166,
1183    LOCK_XOR8mr	= 1167,
1184    LODSB	= 1168,
1185    LODSD	= 1169,
1186    LODSQ	= 1170,
1187    LODSW	= 1171,
1188    LOOP	= 1172,
1189    LOOPE	= 1173,
1190    LOOPNE	= 1174,
1191    LRETI	= 1175,
1192    LRETIW	= 1176,
1193    LRETL	= 1177,
1194    LRETQ	= 1178,
1195    LSL16rm	= 1179,
1196    LSL16rr	= 1180,
1197    LSL32rm	= 1181,
1198    LSL32rr	= 1182,
1199    LSL64rm	= 1183,
1200    LSL64rr	= 1184,
1201    LSS16rm	= 1185,
1202    LSS32rm	= 1186,
1203    LSS64rm	= 1187,
1204    LTRm	= 1188,
1205    LTRr	= 1189,
1206    LXADD16	= 1190,
1207    LXADD32	= 1191,
1208    LXADD64	= 1192,
1209    LXADD8	= 1193,
1210    LZCNT16rm	= 1194,
1211    LZCNT16rr	= 1195,
1212    LZCNT32rm	= 1196,
1213    LZCNT32rr	= 1197,
1214    LZCNT64rm	= 1198,
1215    LZCNT64rr	= 1199,
1216    MASKMOVDQU	= 1200,
1217    MASKMOVDQU64	= 1201,
1218    MAXPDrm	= 1202,
1219    MAXPDrm_Int	= 1203,
1220    MAXPDrr	= 1204,
1221    MAXPDrr_Int	= 1205,
1222    MAXPSrm	= 1206,
1223    MAXPSrm_Int	= 1207,
1224    MAXPSrr	= 1208,
1225    MAXPSrr_Int	= 1209,
1226    MAXSDrm	= 1210,
1227    MAXSDrm_Int	= 1211,
1228    MAXSDrr	= 1212,
1229    MAXSDrr_Int	= 1213,
1230    MAXSSrm	= 1214,
1231    MAXSSrm_Int	= 1215,
1232    MAXSSrr	= 1216,
1233    MAXSSrr_Int	= 1217,
1234    MFENCE	= 1218,
1235    MINPDrm	= 1219,
1236    MINPDrm_Int	= 1220,
1237    MINPDrr	= 1221,
1238    MINPDrr_Int	= 1222,
1239    MINPSrm	= 1223,
1240    MINPSrm_Int	= 1224,
1241    MINPSrr	= 1225,
1242    MINPSrr_Int	= 1226,
1243    MINSDrm	= 1227,
1244    MINSDrm_Int	= 1228,
1245    MINSDrr	= 1229,
1246    MINSDrr_Int	= 1230,
1247    MINSSrm	= 1231,
1248    MINSSrm_Int	= 1232,
1249    MINSSrr	= 1233,
1250    MINSSrr_Int	= 1234,
1251    MMX_CVTPD2PIirm	= 1235,
1252    MMX_CVTPD2PIirr	= 1236,
1253    MMX_CVTPI2PDirm	= 1237,
1254    MMX_CVTPI2PDirr	= 1238,
1255    MMX_CVTPI2PSirm	= 1239,
1256    MMX_CVTPI2PSirr	= 1240,
1257    MMX_CVTPS2PIirm	= 1241,
1258    MMX_CVTPS2PIirr	= 1242,
1259    MMX_CVTTPD2PIirm	= 1243,
1260    MMX_CVTTPD2PIirr	= 1244,
1261    MMX_CVTTPS2PIirm	= 1245,
1262    MMX_CVTTPS2PIirr	= 1246,
1263    MMX_EMMS	= 1247,
1264    MMX_MASKMOVQ	= 1248,
1265    MMX_MASKMOVQ64	= 1249,
1266    MMX_MOVD64from64rr	= 1250,
1267    MMX_MOVD64grr	= 1251,
1268    MMX_MOVD64mr	= 1252,
1269    MMX_MOVD64rm	= 1253,
1270    MMX_MOVD64rr	= 1254,
1271    MMX_MOVD64rrv164	= 1255,
1272    MMX_MOVD64to64rr	= 1256,
1273    MMX_MOVDQ2Qrr	= 1257,
1274    MMX_MOVFR642Qrr	= 1258,
1275    MMX_MOVNTQmr	= 1259,
1276    MMX_MOVQ2DQrr	= 1260,
1277    MMX_MOVQ2FR64rr	= 1261,
1278    MMX_MOVQ64mr	= 1262,
1279    MMX_MOVQ64rm	= 1263,
1280    MMX_MOVQ64rr	= 1264,
1281    MMX_MOVZDI2PDIrm	= 1265,
1282    MMX_MOVZDI2PDIrr	= 1266,
1283    MMX_PABSBrm64	= 1267,
1284    MMX_PABSBrr64	= 1268,
1285    MMX_PABSDrm64	= 1269,
1286    MMX_PABSDrr64	= 1270,
1287    MMX_PABSWrm64	= 1271,
1288    MMX_PABSWrr64	= 1272,
1289    MMX_PACKSSDWirm	= 1273,
1290    MMX_PACKSSDWirr	= 1274,
1291    MMX_PACKSSWBirm	= 1275,
1292    MMX_PACKSSWBirr	= 1276,
1293    MMX_PACKUSWBirm	= 1277,
1294    MMX_PACKUSWBirr	= 1278,
1295    MMX_PADDBirm	= 1279,
1296    MMX_PADDBirr	= 1280,
1297    MMX_PADDDirm	= 1281,
1298    MMX_PADDDirr	= 1282,
1299    MMX_PADDQirm	= 1283,
1300    MMX_PADDQirr	= 1284,
1301    MMX_PADDSBirm	= 1285,
1302    MMX_PADDSBirr	= 1286,
1303    MMX_PADDSWirm	= 1287,
1304    MMX_PADDSWirr	= 1288,
1305    MMX_PADDUSBirm	= 1289,
1306    MMX_PADDUSBirr	= 1290,
1307    MMX_PADDUSWirm	= 1291,
1308    MMX_PADDUSWirr	= 1292,
1309    MMX_PADDWirm	= 1293,
1310    MMX_PADDWirr	= 1294,
1311    MMX_PALIGNR64irm	= 1295,
1312    MMX_PALIGNR64irr	= 1296,
1313    MMX_PANDNirm	= 1297,
1314    MMX_PANDNirr	= 1298,
1315    MMX_PANDirm	= 1299,
1316    MMX_PANDirr	= 1300,
1317    MMX_PAVGBirm	= 1301,
1318    MMX_PAVGBirr	= 1302,
1319    MMX_PAVGWirm	= 1303,
1320    MMX_PAVGWirr	= 1304,
1321    MMX_PCMPEQBirm	= 1305,
1322    MMX_PCMPEQBirr	= 1306,
1323    MMX_PCMPEQDirm	= 1307,
1324    MMX_PCMPEQDirr	= 1308,
1325    MMX_PCMPEQWirm	= 1309,
1326    MMX_PCMPEQWirr	= 1310,
1327    MMX_PCMPGTBirm	= 1311,
1328    MMX_PCMPGTBirr	= 1312,
1329    MMX_PCMPGTDirm	= 1313,
1330    MMX_PCMPGTDirr	= 1314,
1331    MMX_PCMPGTWirm	= 1315,
1332    MMX_PCMPGTWirr	= 1316,
1333    MMX_PEXTRWirri	= 1317,
1334    MMX_PHADDSWrm64	= 1318,
1335    MMX_PHADDSWrr64	= 1319,
1336    MMX_PHADDWrm64	= 1320,
1337    MMX_PHADDWrr64	= 1321,
1338    MMX_PHADDrm64	= 1322,
1339    MMX_PHADDrr64	= 1323,
1340    MMX_PHSUBDrm64	= 1324,
1341    MMX_PHSUBDrr64	= 1325,
1342    MMX_PHSUBSWrm64	= 1326,
1343    MMX_PHSUBSWrr64	= 1327,
1344    MMX_PHSUBWrm64	= 1328,
1345    MMX_PHSUBWrr64	= 1329,
1346    MMX_PINSRWirmi	= 1330,
1347    MMX_PINSRWirri	= 1331,
1348    MMX_PMADDUBSWrm64	= 1332,
1349    MMX_PMADDUBSWrr64	= 1333,
1350    MMX_PMADDWDirm	= 1334,
1351    MMX_PMADDWDirr	= 1335,
1352    MMX_PMAXSWirm	= 1336,
1353    MMX_PMAXSWirr	= 1337,
1354    MMX_PMAXUBirm	= 1338,
1355    MMX_PMAXUBirr	= 1339,
1356    MMX_PMINSWirm	= 1340,
1357    MMX_PMINSWirr	= 1341,
1358    MMX_PMINUBirm	= 1342,
1359    MMX_PMINUBirr	= 1343,
1360    MMX_PMOVMSKBrr	= 1344,
1361    MMX_PMULHRSWrm64	= 1345,
1362    MMX_PMULHRSWrr64	= 1346,
1363    MMX_PMULHUWirm	= 1347,
1364    MMX_PMULHUWirr	= 1348,
1365    MMX_PMULHWirm	= 1349,
1366    MMX_PMULHWirr	= 1350,
1367    MMX_PMULLWirm	= 1351,
1368    MMX_PMULLWirr	= 1352,
1369    MMX_PMULUDQirm	= 1353,
1370    MMX_PMULUDQirr	= 1354,
1371    MMX_PORirm	= 1355,
1372    MMX_PORirr	= 1356,
1373    MMX_PSADBWirm	= 1357,
1374    MMX_PSADBWirr	= 1358,
1375    MMX_PSHUFBrm64	= 1359,
1376    MMX_PSHUFBrr64	= 1360,
1377    MMX_PSHUFWmi	= 1361,
1378    MMX_PSHUFWri	= 1362,
1379    MMX_PSIGNBrm64	= 1363,
1380    MMX_PSIGNBrr64	= 1364,
1381    MMX_PSIGNDrm64	= 1365,
1382    MMX_PSIGNDrr64	= 1366,
1383    MMX_PSIGNWrm64	= 1367,
1384    MMX_PSIGNWrr64	= 1368,
1385    MMX_PSLLDri	= 1369,
1386    MMX_PSLLDrm	= 1370,
1387    MMX_PSLLDrr	= 1371,
1388    MMX_PSLLQri	= 1372,
1389    MMX_PSLLQrm	= 1373,
1390    MMX_PSLLQrr	= 1374,
1391    MMX_PSLLWri	= 1375,
1392    MMX_PSLLWrm	= 1376,
1393    MMX_PSLLWrr	= 1377,
1394    MMX_PSRADri	= 1378,
1395    MMX_PSRADrm	= 1379,
1396    MMX_PSRADrr	= 1380,
1397    MMX_PSRAWri	= 1381,
1398    MMX_PSRAWrm	= 1382,
1399    MMX_PSRAWrr	= 1383,
1400    MMX_PSRLDri	= 1384,
1401    MMX_PSRLDrm	= 1385,
1402    MMX_PSRLDrr	= 1386,
1403    MMX_PSRLQri	= 1387,
1404    MMX_PSRLQrm	= 1388,
1405    MMX_PSRLQrr	= 1389,
1406    MMX_PSRLWri	= 1390,
1407    MMX_PSRLWrm	= 1391,
1408    MMX_PSRLWrr	= 1392,
1409    MMX_PSUBBirm	= 1393,
1410    MMX_PSUBBirr	= 1394,
1411    MMX_PSUBDirm	= 1395,
1412    MMX_PSUBDirr	= 1396,
1413    MMX_PSUBQirm	= 1397,
1414    MMX_PSUBQirr	= 1398,
1415    MMX_PSUBSBirm	= 1399,
1416    MMX_PSUBSBirr	= 1400,
1417    MMX_PSUBSWirm	= 1401,
1418    MMX_PSUBSWirr	= 1402,
1419    MMX_PSUBUSBirm	= 1403,
1420    MMX_PSUBUSBirr	= 1404,
1421    MMX_PSUBUSWirm	= 1405,
1422    MMX_PSUBUSWirr	= 1406,
1423    MMX_PSUBWirm	= 1407,
1424    MMX_PSUBWirr	= 1408,
1425    MMX_PUNPCKHBWirm	= 1409,
1426    MMX_PUNPCKHBWirr	= 1410,
1427    MMX_PUNPCKHDQirm	= 1411,
1428    MMX_PUNPCKHDQirr	= 1412,
1429    MMX_PUNPCKHWDirm	= 1413,
1430    MMX_PUNPCKHWDirr	= 1414,
1431    MMX_PUNPCKLBWirm	= 1415,
1432    MMX_PUNPCKLBWirr	= 1416,
1433    MMX_PUNPCKLDQirm	= 1417,
1434    MMX_PUNPCKLDQirr	= 1418,
1435    MMX_PUNPCKLWDirm	= 1419,
1436    MMX_PUNPCKLWDirr	= 1420,
1437    MMX_PXORirm	= 1421,
1438    MMX_PXORirr	= 1422,
1439    MONITOR	= 1423,
1440    MONITORrrr	= 1424,
1441    MONTMUL	= 1425,
1442    MOV16ao16	= 1426,
1443    MOV16mi	= 1427,
1444    MOV16mr	= 1428,
1445    MOV16ms	= 1429,
1446    MOV16o16a	= 1430,
1447    MOV16r0	= 1431,
1448    MOV16ri	= 1432,
1449    MOV16rm	= 1433,
1450    MOV16rr	= 1434,
1451    MOV16rr_REV	= 1435,
1452    MOV16rs	= 1436,
1453    MOV16sm	= 1437,
1454    MOV16sr	= 1438,
1455    MOV32ao32	= 1439,
1456    MOV32cr	= 1440,
1457    MOV32dr	= 1441,
1458    MOV32mi	= 1442,
1459    MOV32mr	= 1443,
1460    MOV32ms	= 1444,
1461    MOV32o32a	= 1445,
1462    MOV32r0	= 1446,
1463    MOV32rc	= 1447,
1464    MOV32rd	= 1448,
1465    MOV32ri	= 1449,
1466    MOV32rm	= 1450,
1467    MOV32rr	= 1451,
1468    MOV32rr_REV	= 1452,
1469    MOV32rs	= 1453,
1470    MOV32sm	= 1454,
1471    MOV32sr	= 1455,
1472    MOV64cr	= 1456,
1473    MOV64dr	= 1457,
1474    MOV64mi32	= 1458,
1475    MOV64mr	= 1459,
1476    MOV64ms	= 1460,
1477    MOV64r0	= 1461,
1478    MOV64rc	= 1462,
1479    MOV64rd	= 1463,
1480    MOV64ri	= 1464,
1481    MOV64ri32	= 1465,
1482    MOV64ri64i32	= 1466,
1483    MOV64rm	= 1467,
1484    MOV64rr	= 1468,
1485    MOV64rr_REV	= 1469,
1486    MOV64rs	= 1470,
1487    MOV64sm	= 1471,
1488    MOV64sr	= 1472,
1489    MOV64toPQIrr	= 1473,
1490    MOV64toSDrm	= 1474,
1491    MOV64toSDrr	= 1475,
1492    MOV8ao8	= 1476,
1493    MOV8mi	= 1477,
1494    MOV8mr	= 1478,
1495    MOV8mr_NOREX	= 1479,
1496    MOV8o8a	= 1480,
1497    MOV8r0	= 1481,
1498    MOV8ri	= 1482,
1499    MOV8rm	= 1483,
1500    MOV8rm_NOREX	= 1484,
1501    MOV8rr	= 1485,
1502    MOV8rr_NOREX	= 1486,
1503    MOV8rr_REV	= 1487,
1504    MOVAPDmr	= 1488,
1505    MOVAPDrm	= 1489,
1506    MOVAPDrr	= 1490,
1507    MOVAPDrr_REV	= 1491,
1508    MOVAPSmr	= 1492,
1509    MOVAPSrm	= 1493,
1510    MOVAPSrr	= 1494,
1511    MOVAPSrr_REV	= 1495,
1512    MOVBE16mr	= 1496,
1513    MOVBE16rm	= 1497,
1514    MOVBE32mr	= 1498,
1515    MOVBE32rm	= 1499,
1516    MOVBE64mr	= 1500,
1517    MOVBE64rm	= 1501,
1518    MOVDDUPrm	= 1502,
1519    MOVDDUPrr	= 1503,
1520    MOVDI2PDIrm	= 1504,
1521    MOVDI2PDIrr	= 1505,
1522    MOVDI2SSrm	= 1506,
1523    MOVDI2SSrr	= 1507,
1524    MOVDQAmr	= 1508,
1525    MOVDQArm	= 1509,
1526    MOVDQArr	= 1510,
1527    MOVDQArr_REV	= 1511,
1528    MOVDQUmr	= 1512,
1529    MOVDQUmr_Int	= 1513,
1530    MOVDQUrm	= 1514,
1531    MOVDQUrr	= 1515,
1532    MOVDQUrr_REV	= 1516,
1533    MOVHLPSrr	= 1517,
1534    MOVHPDmr	= 1518,
1535    MOVHPDrm	= 1519,
1536    MOVHPSmr	= 1520,
1537    MOVHPSrm	= 1521,
1538    MOVLHPSrr	= 1522,
1539    MOVLPDmr	= 1523,
1540    MOVLPDrm	= 1524,
1541    MOVLPSmr	= 1525,
1542    MOVLPSrm	= 1526,
1543    MOVLQ128mr	= 1527,
1544    MOVMSKPDrr32	= 1528,
1545    MOVMSKPDrr64	= 1529,
1546    MOVMSKPSrr32	= 1530,
1547    MOVMSKPSrr64	= 1531,
1548    MOVNTDQArm	= 1532,
1549    MOVNTDQ_64mr	= 1533,
1550    MOVNTDQmr	= 1534,
1551    MOVNTI_64mr	= 1535,
1552    MOVNTImr	= 1536,
1553    MOVNTPDmr	= 1537,
1554    MOVNTPSmr	= 1538,
1555    MOVPC32r	= 1539,
1556    MOVPDI2DImr	= 1540,
1557    MOVPDI2DIrr	= 1541,
1558    MOVPQI2QImr	= 1542,
1559    MOVPQIto64rr	= 1543,
1560    MOVQI2PQIrm	= 1544,
1561    MOVQxrxr	= 1545,
1562    MOVSB	= 1546,
1563    MOVSD	= 1547,
1564    MOVSDmr	= 1548,
1565    MOVSDrm	= 1549,
1566    MOVSDrr	= 1550,
1567    MOVSDrr_REV	= 1551,
1568    MOVSDto64mr	= 1552,
1569    MOVSDto64rr	= 1553,
1570    MOVSHDUPrm	= 1554,
1571    MOVSHDUPrr	= 1555,
1572    MOVSLDUPrm	= 1556,
1573    MOVSLDUPrr	= 1557,
1574    MOVSQ	= 1558,
1575    MOVSS2DImr	= 1559,
1576    MOVSS2DIrr	= 1560,
1577    MOVSSmr	= 1561,
1578    MOVSSrm	= 1562,
1579    MOVSSrr	= 1563,
1580    MOVSSrr_REV	= 1564,
1581    MOVSW	= 1565,
1582    MOVSX16rm8	= 1566,
1583    MOVSX16rr8	= 1567,
1584    MOVSX32rm16	= 1568,
1585    MOVSX32rm8	= 1569,
1586    MOVSX32rr16	= 1570,
1587    MOVSX32rr8	= 1571,
1588    MOVSX64rm16	= 1572,
1589    MOVSX64rm32	= 1573,
1590    MOVSX64rm8	= 1574,
1591    MOVSX64rr16	= 1575,
1592    MOVSX64rr32	= 1576,
1593    MOVSX64rr8	= 1577,
1594    MOVUPDmr	= 1578,
1595    MOVUPDrm	= 1579,
1596    MOVUPDrr	= 1580,
1597    MOVUPDrr_REV	= 1581,
1598    MOVUPSmr	= 1582,
1599    MOVUPSrm	= 1583,
1600    MOVUPSrr	= 1584,
1601    MOVUPSrr_REV	= 1585,
1602    MOVZDI2PDIrm	= 1586,
1603    MOVZDI2PDIrr	= 1587,
1604    MOVZPQILo2PQIrm	= 1588,
1605    MOVZPQILo2PQIrr	= 1589,
1606    MOVZQI2PQIrm	= 1590,
1607    MOVZQI2PQIrr	= 1591,
1608    MOVZX16rm8	= 1592,
1609    MOVZX16rr8	= 1593,
1610    MOVZX32_NOREXrm8	= 1594,
1611    MOVZX32_NOREXrr8	= 1595,
1612    MOVZX32rm16	= 1596,
1613    MOVZX32rm8	= 1597,
1614    MOVZX32rr16	= 1598,
1615    MOVZX32rr8	= 1599,
1616    MOVZX64rm16	= 1600,
1617    MOVZX64rm16_Q	= 1601,
1618    MOVZX64rm32	= 1602,
1619    MOVZX64rm8	= 1603,
1620    MOVZX64rm8_Q	= 1604,
1621    MOVZX64rr16	= 1605,
1622    MOVZX64rr16_Q	= 1606,
1623    MOVZX64rr32	= 1607,
1624    MOVZX64rr8	= 1608,
1625    MOVZX64rr8_Q	= 1609,
1626    MPSADBWrmi	= 1610,
1627    MPSADBWrri	= 1611,
1628    MUL16m	= 1612,
1629    MUL16r	= 1613,
1630    MUL32m	= 1614,
1631    MUL32r	= 1615,
1632    MUL64m	= 1616,
1633    MUL64r	= 1617,
1634    MUL8m	= 1618,
1635    MUL8r	= 1619,
1636    MULPDrm	= 1620,
1637    MULPDrr	= 1621,
1638    MULPSrm	= 1622,
1639    MULPSrr	= 1623,
1640    MULSDrm	= 1624,
1641    MULSDrm_Int	= 1625,
1642    MULSDrr	= 1626,
1643    MULSDrr_Int	= 1627,
1644    MULSSrm	= 1628,
1645    MULSSrm_Int	= 1629,
1646    MULSSrr	= 1630,
1647    MULSSrr_Int	= 1631,
1648    MUL_F32m	= 1632,
1649    MUL_F64m	= 1633,
1650    MUL_FI16m	= 1634,
1651    MUL_FI32m	= 1635,
1652    MUL_FPrST0	= 1636,
1653    MUL_FST0r	= 1637,
1654    MUL_Fp32	= 1638,
1655    MUL_Fp32m	= 1639,
1656    MUL_Fp64	= 1640,
1657    MUL_Fp64m	= 1641,
1658    MUL_Fp64m32	= 1642,
1659    MUL_Fp80	= 1643,
1660    MUL_Fp80m32	= 1644,
1661    MUL_Fp80m64	= 1645,
1662    MUL_FpI16m32	= 1646,
1663    MUL_FpI16m64	= 1647,
1664    MUL_FpI16m80	= 1648,
1665    MUL_FpI32m32	= 1649,
1666    MUL_FpI32m64	= 1650,
1667    MUL_FpI32m80	= 1651,
1668    MUL_FrST0	= 1652,
1669    MWAIT	= 1653,
1670    MWAITrr	= 1654,
1671    NEG16m	= 1655,
1672    NEG16r	= 1656,
1673    NEG32m	= 1657,
1674    NEG32r	= 1658,
1675    NEG64m	= 1659,
1676    NEG64r	= 1660,
1677    NEG8m	= 1661,
1678    NEG8r	= 1662,
1679    NOOP	= 1663,
1680    NOOPL	= 1664,
1681    NOOPW	= 1665,
1682    NOT16m	= 1666,
1683    NOT16r	= 1667,
1684    NOT32m	= 1668,
1685    NOT32r	= 1669,
1686    NOT64m	= 1670,
1687    NOT64r	= 1671,
1688    NOT8m	= 1672,
1689    NOT8r	= 1673,
1690    OR16i16	= 1674,
1691    OR16mi	= 1675,
1692    OR16mi8	= 1676,
1693    OR16mr	= 1677,
1694    OR16ri	= 1678,
1695    OR16ri8	= 1679,
1696    OR16rm	= 1680,
1697    OR16rr	= 1681,
1698    OR16rr_REV	= 1682,
1699    OR32i32	= 1683,
1700    OR32mi	= 1684,
1701    OR32mi8	= 1685,
1702    OR32mr	= 1686,
1703    OR32mrLocked	= 1687,
1704    OR32ri	= 1688,
1705    OR32ri8	= 1689,
1706    OR32rm	= 1690,
1707    OR32rr	= 1691,
1708    OR32rr_REV	= 1692,
1709    OR64i32	= 1693,
1710    OR64mi32	= 1694,
1711    OR64mi8	= 1695,
1712    OR64mr	= 1696,
1713    OR64ri32	= 1697,
1714    OR64ri8	= 1698,
1715    OR64rm	= 1699,
1716    OR64rr	= 1700,
1717    OR64rr_REV	= 1701,
1718    OR8i8	= 1702,
1719    OR8mi	= 1703,
1720    OR8mr	= 1704,
1721    OR8ri	= 1705,
1722    OR8rm	= 1706,
1723    OR8rr	= 1707,
1724    OR8rr_REV	= 1708,
1725    ORPDrm	= 1709,
1726    ORPDrr	= 1710,
1727    ORPSrm	= 1711,
1728    ORPSrr	= 1712,
1729    OUT16ir	= 1713,
1730    OUT16rr	= 1714,
1731    OUT32ir	= 1715,
1732    OUT32rr	= 1716,
1733    OUT8ir	= 1717,
1734    OUT8rr	= 1718,
1735    OUTSB	= 1719,
1736    OUTSD	= 1720,
1737    OUTSW	= 1721,
1738    PABSBrm128	= 1722,
1739    PABSBrr128	= 1723,
1740    PABSDrm128	= 1724,
1741    PABSDrr128	= 1725,
1742    PABSWrm128	= 1726,
1743    PABSWrr128	= 1727,
1744    PACKSSDWrm	= 1728,
1745    PACKSSDWrr	= 1729,
1746    PACKSSWBrm	= 1730,
1747    PACKSSWBrr	= 1731,
1748    PACKUSDWrm	= 1732,
1749    PACKUSDWrr	= 1733,
1750    PACKUSWBrm	= 1734,
1751    PACKUSWBrr	= 1735,
1752    PADDBrm	= 1736,
1753    PADDBrr	= 1737,
1754    PADDDrm	= 1738,
1755    PADDDrr	= 1739,
1756    PADDQrm	= 1740,
1757    PADDQrr	= 1741,
1758    PADDSBrm	= 1742,
1759    PADDSBrr	= 1743,
1760    PADDSWrm	= 1744,
1761    PADDSWrr	= 1745,
1762    PADDUSBrm	= 1746,
1763    PADDUSBrr	= 1747,
1764    PADDUSWrm	= 1748,
1765    PADDUSWrr	= 1749,
1766    PADDWrm	= 1750,
1767    PADDWrr	= 1751,
1768    PALIGNR128rm	= 1752,
1769    PALIGNR128rr	= 1753,
1770    PANDNrm	= 1754,
1771    PANDNrr	= 1755,
1772    PANDrm	= 1756,
1773    PANDrr	= 1757,
1774    PAUSE	= 1758,
1775    PAVGBrm	= 1759,
1776    PAVGBrr	= 1760,
1777    PAVGUSBrm	= 1761,
1778    PAVGUSBrr	= 1762,
1779    PAVGWrm	= 1763,
1780    PAVGWrr	= 1764,
1781    PBLENDVBrm0	= 1765,
1782    PBLENDVBrr0	= 1766,
1783    PBLENDWrmi	= 1767,
1784    PBLENDWrri	= 1768,
1785    PCLMULQDQrm	= 1769,
1786    PCLMULQDQrr	= 1770,
1787    PCMPEQBrm	= 1771,
1788    PCMPEQBrr	= 1772,
1789    PCMPEQDrm	= 1773,
1790    PCMPEQDrr	= 1774,
1791    PCMPEQQrm	= 1775,
1792    PCMPEQQrr	= 1776,
1793    PCMPEQWrm	= 1777,
1794    PCMPEQWrr	= 1778,
1795    PCMPESTRIArm	= 1779,
1796    PCMPESTRIArr	= 1780,
1797    PCMPESTRICrm	= 1781,
1798    PCMPESTRICrr	= 1782,
1799    PCMPESTRIOrm	= 1783,
1800    PCMPESTRIOrr	= 1784,
1801    PCMPESTRISrm	= 1785,
1802    PCMPESTRISrr	= 1786,
1803    PCMPESTRIZrm	= 1787,
1804    PCMPESTRIZrr	= 1788,
1805    PCMPESTRIrm	= 1789,
1806    PCMPESTRIrr	= 1790,
1807    PCMPESTRM128MEM	= 1791,
1808    PCMPESTRM128REG	= 1792,
1809    PCMPESTRM128rm	= 1793,
1810    PCMPESTRM128rr	= 1794,
1811    PCMPGTBrm	= 1795,
1812    PCMPGTBrr	= 1796,
1813    PCMPGTDrm	= 1797,
1814    PCMPGTDrr	= 1798,
1815    PCMPGTQrm	= 1799,
1816    PCMPGTQrr	= 1800,
1817    PCMPGTWrm	= 1801,
1818    PCMPGTWrr	= 1802,
1819    PCMPISTRIArm	= 1803,
1820    PCMPISTRIArr	= 1804,
1821    PCMPISTRICrm	= 1805,
1822    PCMPISTRICrr	= 1806,
1823    PCMPISTRIOrm	= 1807,
1824    PCMPISTRIOrr	= 1808,
1825    PCMPISTRISrm	= 1809,
1826    PCMPISTRISrr	= 1810,
1827    PCMPISTRIZrm	= 1811,
1828    PCMPISTRIZrr	= 1812,
1829    PCMPISTRIrm	= 1813,
1830    PCMPISTRIrr	= 1814,
1831    PCMPISTRM128MEM	= 1815,
1832    PCMPISTRM128REG	= 1816,
1833    PCMPISTRM128rm	= 1817,
1834    PCMPISTRM128rr	= 1818,
1835    PEXTRBmr	= 1819,
1836    PEXTRBrr	= 1820,
1837    PEXTRDmr	= 1821,
1838    PEXTRDrr	= 1822,
1839    PEXTRQmr	= 1823,
1840    PEXTRQrr	= 1824,
1841    PEXTRWmr	= 1825,
1842    PEXTRWri	= 1826,
1843    PF2IDrm	= 1827,
1844    PF2IDrr	= 1828,
1845    PF2IWrm	= 1829,
1846    PF2IWrr	= 1830,
1847    PFACCrm	= 1831,
1848    PFACCrr	= 1832,
1849    PFADDrm	= 1833,
1850    PFADDrr	= 1834,
1851    PFCMPEQrm	= 1835,
1852    PFCMPEQrr	= 1836,
1853    PFCMPGErm	= 1837,
1854    PFCMPGErr	= 1838,
1855    PFCMPGTrm	= 1839,
1856    PFCMPGTrr	= 1840,
1857    PFMAXrm	= 1841,
1858    PFMAXrr	= 1842,
1859    PFMINrm	= 1843,
1860    PFMINrr	= 1844,
1861    PFMULrm	= 1845,
1862    PFMULrr	= 1846,
1863    PFNACCrm	= 1847,
1864    PFNACCrr	= 1848,
1865    PFPNACCrm	= 1849,
1866    PFPNACCrr	= 1850,
1867    PFRCPIT1rm	= 1851,
1868    PFRCPIT1rr	= 1852,
1869    PFRCPIT2rm	= 1853,
1870    PFRCPIT2rr	= 1854,
1871    PFRCPrm	= 1855,
1872    PFRCPrr	= 1856,
1873    PFRSQIT1rm	= 1857,
1874    PFRSQIT1rr	= 1858,
1875    PFRSQRTrm	= 1859,
1876    PFRSQRTrr	= 1860,
1877    PFSUBRrm	= 1861,
1878    PFSUBRrr	= 1862,
1879    PFSUBrm	= 1863,
1880    PFSUBrr	= 1864,
1881    PHADDDrm128	= 1865,
1882    PHADDDrr128	= 1866,
1883    PHADDSWrm128	= 1867,
1884    PHADDSWrr128	= 1868,
1885    PHADDWrm128	= 1869,
1886    PHADDWrr128	= 1870,
1887    PHMINPOSUWrm128	= 1871,
1888    PHMINPOSUWrr128	= 1872,
1889    PHSUBDrm128	= 1873,
1890    PHSUBDrr128	= 1874,
1891    PHSUBSWrm128	= 1875,
1892    PHSUBSWrr128	= 1876,
1893    PHSUBWrm128	= 1877,
1894    PHSUBWrr128	= 1878,
1895    PI2FDrm	= 1879,
1896    PI2FDrr	= 1880,
1897    PI2FWrm	= 1881,
1898    PI2FWrr	= 1882,
1899    PINSRBrm	= 1883,
1900    PINSRBrr	= 1884,
1901    PINSRDrm	= 1885,
1902    PINSRDrr	= 1886,
1903    PINSRQrm	= 1887,
1904    PINSRQrr	= 1888,
1905    PINSRWrmi	= 1889,
1906    PINSRWrri	= 1890,
1907    PMADDUBSWrm128	= 1891,
1908    PMADDUBSWrr128	= 1892,
1909    PMADDWDrm	= 1893,
1910    PMADDWDrr	= 1894,
1911    PMAXSBrm	= 1895,
1912    PMAXSBrr	= 1896,
1913    PMAXSDrm	= 1897,
1914    PMAXSDrr	= 1898,
1915    PMAXSWrm	= 1899,
1916    PMAXSWrr	= 1900,
1917    PMAXUBrm	= 1901,
1918    PMAXUBrr	= 1902,
1919    PMAXUDrm	= 1903,
1920    PMAXUDrr	= 1904,
1921    PMAXUWrm	= 1905,
1922    PMAXUWrr	= 1906,
1923    PMINSBrm	= 1907,
1924    PMINSBrr	= 1908,
1925    PMINSDrm	= 1909,
1926    PMINSDrr	= 1910,
1927    PMINSWrm	= 1911,
1928    PMINSWrr	= 1912,
1929    PMINUBrm	= 1913,
1930    PMINUBrr	= 1914,
1931    PMINUDrm	= 1915,
1932    PMINUDrr	= 1916,
1933    PMINUWrm	= 1917,
1934    PMINUWrr	= 1918,
1935    PMOVMSKBrr	= 1919,
1936    PMOVSXBDrm	= 1920,
1937    PMOVSXBDrr	= 1921,
1938    PMOVSXBQrm	= 1922,
1939    PMOVSXBQrr	= 1923,
1940    PMOVSXBWrm	= 1924,
1941    PMOVSXBWrr	= 1925,
1942    PMOVSXDQrm	= 1926,
1943    PMOVSXDQrr	= 1927,
1944    PMOVSXWDrm	= 1928,
1945    PMOVSXWDrr	= 1929,
1946    PMOVSXWQrm	= 1930,
1947    PMOVSXWQrr	= 1931,
1948    PMOVZXBDrm	= 1932,
1949    PMOVZXBDrr	= 1933,
1950    PMOVZXBQrm	= 1934,
1951    PMOVZXBQrr	= 1935,
1952    PMOVZXBWrm	= 1936,
1953    PMOVZXBWrr	= 1937,
1954    PMOVZXDQrm	= 1938,
1955    PMOVZXDQrr	= 1939,
1956    PMOVZXWDrm	= 1940,
1957    PMOVZXWDrr	= 1941,
1958    PMOVZXWQrm	= 1942,
1959    PMOVZXWQrr	= 1943,
1960    PMULDQrm	= 1944,
1961    PMULDQrr	= 1945,
1962    PMULHRSWrm128	= 1946,
1963    PMULHRSWrr128	= 1947,
1964    PMULHRWrm	= 1948,
1965    PMULHRWrr	= 1949,
1966    PMULHUWrm	= 1950,
1967    PMULHUWrr	= 1951,
1968    PMULHWrm	= 1952,
1969    PMULHWrr	= 1953,
1970    PMULLDrm	= 1954,
1971    PMULLDrr	= 1955,
1972    PMULLWrm	= 1956,
1973    PMULLWrr	= 1957,
1974    PMULUDQrm	= 1958,
1975    PMULUDQrr	= 1959,
1976    POP16r	= 1960,
1977    POP16rmm	= 1961,
1978    POP16rmr	= 1962,
1979    POP32r	= 1963,
1980    POP32rmm	= 1964,
1981    POP32rmr	= 1965,
1982    POP64r	= 1966,
1983    POP64rmm	= 1967,
1984    POP64rmr	= 1968,
1985    POPA32	= 1969,
1986    POPCNT16rm	= 1970,
1987    POPCNT16rr	= 1971,
1988    POPCNT32rm	= 1972,
1989    POPCNT32rr	= 1973,
1990    POPCNT64rm	= 1974,
1991    POPCNT64rr	= 1975,
1992    POPDS16	= 1976,
1993    POPDS32	= 1977,
1994    POPES16	= 1978,
1995    POPES32	= 1979,
1996    POPF16	= 1980,
1997    POPF32	= 1981,
1998    POPF64	= 1982,
1999    POPFS16	= 1983,
2000    POPFS32	= 1984,
2001    POPFS64	= 1985,
2002    POPGS16	= 1986,
2003    POPGS32	= 1987,
2004    POPGS64	= 1988,
2005    POPSS16	= 1989,
2006    POPSS32	= 1990,
2007    PORrm	= 1991,
2008    PORrr	= 1992,
2009    PREFETCH	= 1993,
2010    PREFETCHNTA	= 1994,
2011    PREFETCHT0	= 1995,
2012    PREFETCHT1	= 1996,
2013    PREFETCHT2	= 1997,
2014    PREFETCHW	= 1998,
2015    PSADBWrm	= 1999,
2016    PSADBWrr	= 2000,
2017    PSHUFBrm128	= 2001,
2018    PSHUFBrr128	= 2002,
2019    PSHUFDmi	= 2003,
2020    PSHUFDri	= 2004,
2021    PSHUFHWmi	= 2005,
2022    PSHUFHWri	= 2006,
2023    PSHUFLWmi	= 2007,
2024    PSHUFLWri	= 2008,
2025    PSIGNBrm128	= 2009,
2026    PSIGNBrr128	= 2010,
2027    PSIGNDrm128	= 2011,
2028    PSIGNDrr128	= 2012,
2029    PSIGNWrm128	= 2013,
2030    PSIGNWrr128	= 2014,
2031    PSLLDQri	= 2015,
2032    PSLLDri	= 2016,
2033    PSLLDrm	= 2017,
2034    PSLLDrr	= 2018,
2035    PSLLQri	= 2019,
2036    PSLLQrm	= 2020,
2037    PSLLQrr	= 2021,
2038    PSLLWri	= 2022,
2039    PSLLWrm	= 2023,
2040    PSLLWrr	= 2024,
2041    PSRADri	= 2025,
2042    PSRADrm	= 2026,
2043    PSRADrr	= 2027,
2044    PSRAWri	= 2028,
2045    PSRAWrm	= 2029,
2046    PSRAWrr	= 2030,
2047    PSRLDQri	= 2031,
2048    PSRLDri	= 2032,
2049    PSRLDrm	= 2033,
2050    PSRLDrr	= 2034,
2051    PSRLQri	= 2035,
2052    PSRLQrm	= 2036,
2053    PSRLQrr	= 2037,
2054    PSRLWri	= 2038,
2055    PSRLWrm	= 2039,
2056    PSRLWrr	= 2040,
2057    PSUBBrm	= 2041,
2058    PSUBBrr	= 2042,
2059    PSUBDrm	= 2043,
2060    PSUBDrr	= 2044,
2061    PSUBQrm	= 2045,
2062    PSUBQrr	= 2046,
2063    PSUBSBrm	= 2047,
2064    PSUBSBrr	= 2048,
2065    PSUBSWrm	= 2049,
2066    PSUBSWrr	= 2050,
2067    PSUBUSBrm	= 2051,
2068    PSUBUSBrr	= 2052,
2069    PSUBUSWrm	= 2053,
2070    PSUBUSWrr	= 2054,
2071    PSUBWrm	= 2055,
2072    PSUBWrr	= 2056,
2073    PSWAPDrm	= 2057,
2074    PSWAPDrr	= 2058,
2075    PTESTrm	= 2059,
2076    PTESTrr	= 2060,
2077    PUNPCKHBWrm	= 2061,
2078    PUNPCKHBWrr	= 2062,
2079    PUNPCKHDQrm	= 2063,
2080    PUNPCKHDQrr	= 2064,
2081    PUNPCKHQDQrm	= 2065,
2082    PUNPCKHQDQrr	= 2066,
2083    PUNPCKHWDrm	= 2067,
2084    PUNPCKHWDrr	= 2068,
2085    PUNPCKLBWrm	= 2069,
2086    PUNPCKLBWrr	= 2070,
2087    PUNPCKLDQrm	= 2071,
2088    PUNPCKLDQrr	= 2072,
2089    PUNPCKLQDQrm	= 2073,
2090    PUNPCKLQDQrr	= 2074,
2091    PUNPCKLWDrm	= 2075,
2092    PUNPCKLWDrr	= 2076,
2093    PUSH16r	= 2077,
2094    PUSH16rmm	= 2078,
2095    PUSH16rmr	= 2079,
2096    PUSH32r	= 2080,
2097    PUSH32rmm	= 2081,
2098    PUSH32rmr	= 2082,
2099    PUSH64i16	= 2083,
2100    PUSH64i32	= 2084,
2101    PUSH64i8	= 2085,
2102    PUSH64r	= 2086,
2103    PUSH64rmm	= 2087,
2104    PUSH64rmr	= 2088,
2105    PUSHA32	= 2089,
2106    PUSHCS16	= 2090,
2107    PUSHCS32	= 2091,
2108    PUSHDS16	= 2092,
2109    PUSHDS32	= 2093,
2110    PUSHES16	= 2094,
2111    PUSHES32	= 2095,
2112    PUSHF16	= 2096,
2113    PUSHF32	= 2097,
2114    PUSHF64	= 2098,
2115    PUSHFS16	= 2099,
2116    PUSHFS32	= 2100,
2117    PUSHFS64	= 2101,
2118    PUSHGS16	= 2102,
2119    PUSHGS32	= 2103,
2120    PUSHGS64	= 2104,
2121    PUSHSS16	= 2105,
2122    PUSHSS32	= 2106,
2123    PUSHi16	= 2107,
2124    PUSHi32	= 2108,
2125    PUSHi8	= 2109,
2126    PXORrm	= 2110,
2127    PXORrr	= 2111,
2128    RCL16m1	= 2112,
2129    RCL16mCL	= 2113,
2130    RCL16mi	= 2114,
2131    RCL16r1	= 2115,
2132    RCL16rCL	= 2116,
2133    RCL16ri	= 2117,
2134    RCL32m1	= 2118,
2135    RCL32mCL	= 2119,
2136    RCL32mi	= 2120,
2137    RCL32r1	= 2121,
2138    RCL32rCL	= 2122,
2139    RCL32ri	= 2123,
2140    RCL64m1	= 2124,
2141    RCL64mCL	= 2125,
2142    RCL64mi	= 2126,
2143    RCL64r1	= 2127,
2144    RCL64rCL	= 2128,
2145    RCL64ri	= 2129,
2146    RCL8m1	= 2130,
2147    RCL8mCL	= 2131,
2148    RCL8mi	= 2132,
2149    RCL8r1	= 2133,
2150    RCL8rCL	= 2134,
2151    RCL8ri	= 2135,
2152    RCPPSm	= 2136,
2153    RCPPSm_Int	= 2137,
2154    RCPPSr	= 2138,
2155    RCPPSr_Int	= 2139,
2156    RCPSSm	= 2140,
2157    RCPSSm_Int	= 2141,
2158    RCPSSr	= 2142,
2159    RCPSSr_Int	= 2143,
2160    RCR16m1	= 2144,
2161    RCR16mCL	= 2145,
2162    RCR16mi	= 2146,
2163    RCR16r1	= 2147,
2164    RCR16rCL	= 2148,
2165    RCR16ri	= 2149,
2166    RCR32m1	= 2150,
2167    RCR32mCL	= 2151,
2168    RCR32mi	= 2152,
2169    RCR32r1	= 2153,
2170    RCR32rCL	= 2154,
2171    RCR32ri	= 2155,
2172    RCR64m1	= 2156,
2173    RCR64mCL	= 2157,
2174    RCR64mi	= 2158,
2175    RCR64r1	= 2159,
2176    RCR64rCL	= 2160,
2177    RCR64ri	= 2161,
2178    RCR8m1	= 2162,
2179    RCR8mCL	= 2163,
2180    RCR8mi	= 2164,
2181    RCR8r1	= 2165,
2182    RCR8rCL	= 2166,
2183    RCR8ri	= 2167,
2184    RDFSBASE	= 2168,
2185    RDFSBASE64	= 2169,
2186    RDGSBASE	= 2170,
2187    RDGSBASE64	= 2171,
2188    RDMSR	= 2172,
2189    RDPMC	= 2173,
2190    RDRAND16r	= 2174,
2191    RDRAND32r	= 2175,
2192    RDRAND64r	= 2176,
2193    RDTSC	= 2177,
2194    RDTSCP	= 2178,
2195    RELEASE_MOV16mr	= 2179,
2196    RELEASE_MOV32mr	= 2180,
2197    RELEASE_MOV64mr	= 2181,
2198    RELEASE_MOV8mr	= 2182,
2199    REPNE_PREFIX	= 2183,
2200    REP_MOVSB	= 2184,
2201    REP_MOVSD	= 2185,
2202    REP_MOVSQ	= 2186,
2203    REP_MOVSW	= 2187,
2204    REP_PREFIX	= 2188,
2205    REP_STOSB	= 2189,
2206    REP_STOSD	= 2190,
2207    REP_STOSQ	= 2191,
2208    REP_STOSW	= 2192,
2209    RET	= 2193,
2210    RETI	= 2194,
2211    RETIW	= 2195,
2212    REX64_PREFIX	= 2196,
2213    ROL16m1	= 2197,
2214    ROL16mCL	= 2198,
2215    ROL16mi	= 2199,
2216    ROL16r1	= 2200,
2217    ROL16rCL	= 2201,
2218    ROL16ri	= 2202,
2219    ROL32m1	= 2203,
2220    ROL32mCL	= 2204,
2221    ROL32mi	= 2205,
2222    ROL32r1	= 2206,
2223    ROL32rCL	= 2207,
2224    ROL32ri	= 2208,
2225    ROL64m1	= 2209,
2226    ROL64mCL	= 2210,
2227    ROL64mi	= 2211,
2228    ROL64r1	= 2212,
2229    ROL64rCL	= 2213,
2230    ROL64ri	= 2214,
2231    ROL8m1	= 2215,
2232    ROL8mCL	= 2216,
2233    ROL8mi	= 2217,
2234    ROL8r1	= 2218,
2235    ROL8rCL	= 2219,
2236    ROL8ri	= 2220,
2237    ROR16m1	= 2221,
2238    ROR16mCL	= 2222,
2239    ROR16mi	= 2223,
2240    ROR16r1	= 2224,
2241    ROR16rCL	= 2225,
2242    ROR16ri	= 2226,
2243    ROR32m1	= 2227,
2244    ROR32mCL	= 2228,
2245    ROR32mi	= 2229,
2246    ROR32r1	= 2230,
2247    ROR32rCL	= 2231,
2248    ROR32ri	= 2232,
2249    ROR64m1	= 2233,
2250    ROR64mCL	= 2234,
2251    ROR64mi	= 2235,
2252    ROR64r1	= 2236,
2253    ROR64rCL	= 2237,
2254    ROR64ri	= 2238,
2255    ROR8m1	= 2239,
2256    ROR8mCL	= 2240,
2257    ROR8mi	= 2241,
2258    ROR8r1	= 2242,
2259    ROR8rCL	= 2243,
2260    ROR8ri	= 2244,
2261    ROUNDPDm	= 2245,
2262    ROUNDPDr	= 2246,
2263    ROUNDPSm	= 2247,
2264    ROUNDPSr	= 2248,
2265    ROUNDSDm	= 2249,
2266    ROUNDSDr	= 2250,
2267    ROUNDSSm	= 2251,
2268    ROUNDSSr	= 2252,
2269    RSM	= 2253,
2270    RSQRTPSm	= 2254,
2271    RSQRTPSm_Int	= 2255,
2272    RSQRTPSr	= 2256,
2273    RSQRTPSr_Int	= 2257,
2274    RSQRTSSm	= 2258,
2275    RSQRTSSm_Int	= 2259,
2276    RSQRTSSr	= 2260,
2277    RSQRTSSr_Int	= 2261,
2278    SAHF	= 2262,
2279    SAR16m1	= 2263,
2280    SAR16mCL	= 2264,
2281    SAR16mi	= 2265,
2282    SAR16r1	= 2266,
2283    SAR16rCL	= 2267,
2284    SAR16ri	= 2268,
2285    SAR32m1	= 2269,
2286    SAR32mCL	= 2270,
2287    SAR32mi	= 2271,
2288    SAR32r1	= 2272,
2289    SAR32rCL	= 2273,
2290    SAR32ri	= 2274,
2291    SAR64m1	= 2275,
2292    SAR64mCL	= 2276,
2293    SAR64mi	= 2277,
2294    SAR64r1	= 2278,
2295    SAR64rCL	= 2279,
2296    SAR64ri	= 2280,
2297    SAR8m1	= 2281,
2298    SAR8mCL	= 2282,
2299    SAR8mi	= 2283,
2300    SAR8r1	= 2284,
2301    SAR8rCL	= 2285,
2302    SAR8ri	= 2286,
2303    SBB16i16	= 2287,
2304    SBB16mi	= 2288,
2305    SBB16mi8	= 2289,
2306    SBB16mr	= 2290,
2307    SBB16ri	= 2291,
2308    SBB16ri8	= 2292,
2309    SBB16rm	= 2293,
2310    SBB16rr	= 2294,
2311    SBB16rr_REV	= 2295,
2312    SBB32i32	= 2296,
2313    SBB32mi	= 2297,
2314    SBB32mi8	= 2298,
2315    SBB32mr	= 2299,
2316    SBB32ri	= 2300,
2317    SBB32ri8	= 2301,
2318    SBB32rm	= 2302,
2319    SBB32rr	= 2303,
2320    SBB32rr_REV	= 2304,
2321    SBB64i32	= 2305,
2322    SBB64mi32	= 2306,
2323    SBB64mi8	= 2307,
2324    SBB64mr	= 2308,
2325    SBB64ri32	= 2309,
2326    SBB64ri8	= 2310,
2327    SBB64rm	= 2311,
2328    SBB64rr	= 2312,
2329    SBB64rr_REV	= 2313,
2330    SBB8i8	= 2314,
2331    SBB8mi	= 2315,
2332    SBB8mr	= 2316,
2333    SBB8ri	= 2317,
2334    SBB8rm	= 2318,
2335    SBB8rr	= 2319,
2336    SBB8rr_REV	= 2320,
2337    SCAS16	= 2321,
2338    SCAS32	= 2322,
2339    SCAS64	= 2323,
2340    SCAS8	= 2324,
2341    SEG_ALLOCA_32	= 2325,
2342    SEG_ALLOCA_64	= 2326,
2343    SETAEm	= 2327,
2344    SETAEr	= 2328,
2345    SETAm	= 2329,
2346    SETAr	= 2330,
2347    SETBEm	= 2331,
2348    SETBEr	= 2332,
2349    SETB_C16r	= 2333,
2350    SETB_C32r	= 2334,
2351    SETB_C64r	= 2335,
2352    SETB_C8r	= 2336,
2353    SETBm	= 2337,
2354    SETBr	= 2338,
2355    SETEm	= 2339,
2356    SETEr	= 2340,
2357    SETGEm	= 2341,
2358    SETGEr	= 2342,
2359    SETGm	= 2343,
2360    SETGr	= 2344,
2361    SETLEm	= 2345,
2362    SETLEr	= 2346,
2363    SETLm	= 2347,
2364    SETLr	= 2348,
2365    SETNEm	= 2349,
2366    SETNEr	= 2350,
2367    SETNOm	= 2351,
2368    SETNOr	= 2352,
2369    SETNPm	= 2353,
2370    SETNPr	= 2354,
2371    SETNSm	= 2355,
2372    SETNSr	= 2356,
2373    SETOm	= 2357,
2374    SETOr	= 2358,
2375    SETPm	= 2359,
2376    SETPr	= 2360,
2377    SETSm	= 2361,
2378    SETSr	= 2362,
2379    SFENCE	= 2363,
2380    SGDT16m	= 2364,
2381    SGDTm	= 2365,
2382    SHL16m1	= 2366,
2383    SHL16mCL	= 2367,
2384    SHL16mi	= 2368,
2385    SHL16r1	= 2369,
2386    SHL16rCL	= 2370,
2387    SHL16ri	= 2371,
2388    SHL32m1	= 2372,
2389    SHL32mCL	= 2373,
2390    SHL32mi	= 2374,
2391    SHL32r1	= 2375,
2392    SHL32rCL	= 2376,
2393    SHL32ri	= 2377,
2394    SHL64m1	= 2378,
2395    SHL64mCL	= 2379,
2396    SHL64mi	= 2380,
2397    SHL64r1	= 2381,
2398    SHL64rCL	= 2382,
2399    SHL64ri	= 2383,
2400    SHL8m1	= 2384,
2401    SHL8mCL	= 2385,
2402    SHL8mi	= 2386,
2403    SHL8r1	= 2387,
2404    SHL8rCL	= 2388,
2405    SHL8ri	= 2389,
2406    SHLD16mrCL	= 2390,
2407    SHLD16mri8	= 2391,
2408    SHLD16rrCL	= 2392,
2409    SHLD16rri8	= 2393,
2410    SHLD32mrCL	= 2394,
2411    SHLD32mri8	= 2395,
2412    SHLD32rrCL	= 2396,
2413    SHLD32rri8	= 2397,
2414    SHLD64mrCL	= 2398,
2415    SHLD64mri8	= 2399,
2416    SHLD64rrCL	= 2400,
2417    SHLD64rri8	= 2401,
2418    SHR16m1	= 2402,
2419    SHR16mCL	= 2403,
2420    SHR16mi	= 2404,
2421    SHR16r1	= 2405,
2422    SHR16rCL	= 2406,
2423    SHR16ri	= 2407,
2424    SHR32m1	= 2408,
2425    SHR32mCL	= 2409,
2426    SHR32mi	= 2410,
2427    SHR32r1	= 2411,
2428    SHR32rCL	= 2412,
2429    SHR32ri	= 2413,
2430    SHR64m1	= 2414,
2431    SHR64mCL	= 2415,
2432    SHR64mi	= 2416,
2433    SHR64r1	= 2417,
2434    SHR64rCL	= 2418,
2435    SHR64ri	= 2419,
2436    SHR8m1	= 2420,
2437    SHR8mCL	= 2421,
2438    SHR8mi	= 2422,
2439    SHR8r1	= 2423,
2440    SHR8rCL	= 2424,
2441    SHR8ri	= 2425,
2442    SHRD16mrCL	= 2426,
2443    SHRD16mri8	= 2427,
2444    SHRD16rrCL	= 2428,
2445    SHRD16rri8	= 2429,
2446    SHRD32mrCL	= 2430,
2447    SHRD32mri8	= 2431,
2448    SHRD32rrCL	= 2432,
2449    SHRD32rri8	= 2433,
2450    SHRD64mrCL	= 2434,
2451    SHRD64mri8	= 2435,
2452    SHRD64rrCL	= 2436,
2453    SHRD64rri8	= 2437,
2454    SHUFPDrmi	= 2438,
2455    SHUFPDrri	= 2439,
2456    SHUFPSrmi	= 2440,
2457    SHUFPSrri	= 2441,
2458    SIDT16m	= 2442,
2459    SIDTm	= 2443,
2460    SIN_F	= 2444,
2461    SIN_Fp32	= 2445,
2462    SIN_Fp64	= 2446,
2463    SIN_Fp80	= 2447,
2464    SLDT16m	= 2448,
2465    SLDT16r	= 2449,
2466    SLDT32r	= 2450,
2467    SLDT64m	= 2451,
2468    SLDT64r	= 2452,
2469    SMSW16m	= 2453,
2470    SMSW16r	= 2454,
2471    SMSW32r	= 2455,
2472    SMSW64r	= 2456,
2473    SQRTPDm	= 2457,
2474    SQRTPDm_Int	= 2458,
2475    SQRTPDr	= 2459,
2476    SQRTPDr_Int	= 2460,
2477    SQRTPSm	= 2461,
2478    SQRTPSm_Int	= 2462,
2479    SQRTPSr	= 2463,
2480    SQRTPSr_Int	= 2464,
2481    SQRTSDm	= 2465,
2482    SQRTSDm_Int	= 2466,
2483    SQRTSDr	= 2467,
2484    SQRTSDr_Int	= 2468,
2485    SQRTSSm	= 2469,
2486    SQRTSSm_Int	= 2470,
2487    SQRTSSr	= 2471,
2488    SQRTSSr_Int	= 2472,
2489    SQRT_F	= 2473,
2490    SQRT_Fp32	= 2474,
2491    SQRT_Fp64	= 2475,
2492    SQRT_Fp80	= 2476,
2493    SS_PREFIX	= 2477,
2494    STC	= 2478,
2495    STD	= 2479,
2496    STI	= 2480,
2497    STMXCSR	= 2481,
2498    STOSB	= 2482,
2499    STOSD	= 2483,
2500    STOSQ	= 2484,
2501    STOSW	= 2485,
2502    STR16r	= 2486,
2503    STR32r	= 2487,
2504    STR64r	= 2488,
2505    STRm	= 2489,
2506    ST_F32m	= 2490,
2507    ST_F64m	= 2491,
2508    ST_FP32m	= 2492,
2509    ST_FP64m	= 2493,
2510    ST_FP80m	= 2494,
2511    ST_FPrr	= 2495,
2512    ST_Fp32m	= 2496,
2513    ST_Fp64m	= 2497,
2514    ST_Fp64m32	= 2498,
2515    ST_Fp80m32	= 2499,
2516    ST_Fp80m64	= 2500,
2517    ST_FpP32m	= 2501,
2518    ST_FpP64m	= 2502,
2519    ST_FpP64m32	= 2503,
2520    ST_FpP80m	= 2504,
2521    ST_FpP80m32	= 2505,
2522    ST_FpP80m64	= 2506,
2523    ST_Frr	= 2507,
2524    SUB16i16	= 2508,
2525    SUB16mi	= 2509,
2526    SUB16mi8	= 2510,
2527    SUB16mr	= 2511,
2528    SUB16ri	= 2512,
2529    SUB16ri8	= 2513,
2530    SUB16rm	= 2514,
2531    SUB16rr	= 2515,
2532    SUB16rr_REV	= 2516,
2533    SUB32i32	= 2517,
2534    SUB32mi	= 2518,
2535    SUB32mi8	= 2519,
2536    SUB32mr	= 2520,
2537    SUB32ri	= 2521,
2538    SUB32ri8	= 2522,
2539    SUB32rm	= 2523,
2540    SUB32rr	= 2524,
2541    SUB32rr_REV	= 2525,
2542    SUB64i32	= 2526,
2543    SUB64mi32	= 2527,
2544    SUB64mi8	= 2528,
2545    SUB64mr	= 2529,
2546    SUB64ri32	= 2530,
2547    SUB64ri8	= 2531,
2548    SUB64rm	= 2532,
2549    SUB64rr	= 2533,
2550    SUB64rr_REV	= 2534,
2551    SUB8i8	= 2535,
2552    SUB8mi	= 2536,
2553    SUB8mr	= 2537,
2554    SUB8ri	= 2538,
2555    SUB8rm	= 2539,
2556    SUB8rr	= 2540,
2557    SUB8rr_REV	= 2541,
2558    SUBPDrm	= 2542,
2559    SUBPDrr	= 2543,
2560    SUBPSrm	= 2544,
2561    SUBPSrr	= 2545,
2562    SUBR_F32m	= 2546,
2563    SUBR_F64m	= 2547,
2564    SUBR_FI16m	= 2548,
2565    SUBR_FI32m	= 2549,
2566    SUBR_FPrST0	= 2550,
2567    SUBR_FST0r	= 2551,
2568    SUBR_Fp32m	= 2552,
2569    SUBR_Fp64m	= 2553,
2570    SUBR_Fp64m32	= 2554,
2571    SUBR_Fp80m32	= 2555,
2572    SUBR_Fp80m64	= 2556,
2573    SUBR_FpI16m32	= 2557,
2574    SUBR_FpI16m64	= 2558,
2575    SUBR_FpI16m80	= 2559,
2576    SUBR_FpI32m32	= 2560,
2577    SUBR_FpI32m64	= 2561,
2578    SUBR_FpI32m80	= 2562,
2579    SUBR_FrST0	= 2563,
2580    SUBSDrm	= 2564,
2581    SUBSDrm_Int	= 2565,
2582    SUBSDrr	= 2566,
2583    SUBSDrr_Int	= 2567,
2584    SUBSSrm	= 2568,
2585    SUBSSrm_Int	= 2569,
2586    SUBSSrr	= 2570,
2587    SUBSSrr_Int	= 2571,
2588    SUB_F32m	= 2572,
2589    SUB_F64m	= 2573,
2590    SUB_FI16m	= 2574,
2591    SUB_FI32m	= 2575,
2592    SUB_FPrST0	= 2576,
2593    SUB_FST0r	= 2577,
2594    SUB_Fp32	= 2578,
2595    SUB_Fp32m	= 2579,
2596    SUB_Fp64	= 2580,
2597    SUB_Fp64m	= 2581,
2598    SUB_Fp64m32	= 2582,
2599    SUB_Fp80	= 2583,
2600    SUB_Fp80m32	= 2584,
2601    SUB_Fp80m64	= 2585,
2602    SUB_FpI16m32	= 2586,
2603    SUB_FpI16m64	= 2587,
2604    SUB_FpI16m80	= 2588,
2605    SUB_FpI32m32	= 2589,
2606    SUB_FpI32m64	= 2590,
2607    SUB_FpI32m80	= 2591,
2608    SUB_FrST0	= 2592,
2609    SWAPGS	= 2593,
2610    SYSCALL	= 2594,
2611    SYSENTER	= 2595,
2612    SYSEXIT	= 2596,
2613    SYSEXIT64	= 2597,
2614    SYSRETL	= 2598,
2615    SYSRETQ	= 2599,
2616    TAILJMPd	= 2600,
2617    TAILJMPd64	= 2601,
2618    TAILJMPm	= 2602,
2619    TAILJMPm64	= 2603,
2620    TAILJMPr	= 2604,
2621    TAILJMPr64	= 2605,
2622    TCRETURNdi	= 2606,
2623    TCRETURNdi64	= 2607,
2624    TCRETURNmi	= 2608,
2625    TCRETURNmi64	= 2609,
2626    TCRETURNri	= 2610,
2627    TCRETURNri64	= 2611,
2628    TEST16i16	= 2612,
2629    TEST16mi	= 2613,
2630    TEST16ri	= 2614,
2631    TEST16rm	= 2615,
2632    TEST16rr	= 2616,
2633    TEST32i32	= 2617,
2634    TEST32mi	= 2618,
2635    TEST32ri	= 2619,
2636    TEST32rm	= 2620,
2637    TEST32rr	= 2621,
2638    TEST64i32	= 2622,
2639    TEST64mi32	= 2623,
2640    TEST64ri32	= 2624,
2641    TEST64rm	= 2625,
2642    TEST64rr	= 2626,
2643    TEST8i8	= 2627,
2644    TEST8mi	= 2628,
2645    TEST8ri	= 2629,
2646    TEST8ri_NOREX	= 2630,
2647    TEST8rm	= 2631,
2648    TEST8rr	= 2632,
2649    TLSCall_32	= 2633,
2650    TLSCall_64	= 2634,
2651    TLS_addr32	= 2635,
2652    TLS_addr64	= 2636,
2653    TRAP	= 2637,
2654    TST_F	= 2638,
2655    TST_Fp32	= 2639,
2656    TST_Fp64	= 2640,
2657    TST_Fp80	= 2641,
2658    TZCNT16rm	= 2642,
2659    TZCNT16rr	= 2643,
2660    TZCNT32rm	= 2644,
2661    TZCNT32rr	= 2645,
2662    TZCNT64rm	= 2646,
2663    TZCNT64rr	= 2647,
2664    UCOMISDrm	= 2648,
2665    UCOMISDrr	= 2649,
2666    UCOMISSrm	= 2650,
2667    UCOMISSrr	= 2651,
2668    UCOM_FIPr	= 2652,
2669    UCOM_FIr	= 2653,
2670    UCOM_FPPr	= 2654,
2671    UCOM_FPr	= 2655,
2672    UCOM_FpIr32	= 2656,
2673    UCOM_FpIr64	= 2657,
2674    UCOM_FpIr80	= 2658,
2675    UCOM_Fpr32	= 2659,
2676    UCOM_Fpr64	= 2660,
2677    UCOM_Fpr80	= 2661,
2678    UCOM_Fr	= 2662,
2679    UD2B	= 2663,
2680    UNPCKHPDrm	= 2664,
2681    UNPCKHPDrr	= 2665,
2682    UNPCKHPSrm	= 2666,
2683    UNPCKHPSrr	= 2667,
2684    UNPCKLPDrm	= 2668,
2685    UNPCKLPDrr	= 2669,
2686    UNPCKLPSrm	= 2670,
2687    UNPCKLPSrr	= 2671,
2688    VAARG_64	= 2672,
2689    VADDPDYrm	= 2673,
2690    VADDPDYrr	= 2674,
2691    VADDPDrm	= 2675,
2692    VADDPDrr	= 2676,
2693    VADDPSYrm	= 2677,
2694    VADDPSYrr	= 2678,
2695    VADDPSrm	= 2679,
2696    VADDPSrr	= 2680,
2697    VADDSDrm	= 2681,
2698    VADDSDrm_Int	= 2682,
2699    VADDSDrr	= 2683,
2700    VADDSDrr_Int	= 2684,
2701    VADDSSrm	= 2685,
2702    VADDSSrm_Int	= 2686,
2703    VADDSSrr	= 2687,
2704    VADDSSrr_Int	= 2688,
2705    VADDSUBPDYrm	= 2689,
2706    VADDSUBPDYrr	= 2690,
2707    VADDSUBPDrm	= 2691,
2708    VADDSUBPDrr	= 2692,
2709    VADDSUBPSYrm	= 2693,
2710    VADDSUBPSYrr	= 2694,
2711    VADDSUBPSrm	= 2695,
2712    VADDSUBPSrr	= 2696,
2713    VAESDECLASTrm	= 2697,
2714    VAESDECLASTrr	= 2698,
2715    VAESDECrm	= 2699,
2716    VAESDECrr	= 2700,
2717    VAESENCLASTrm	= 2701,
2718    VAESENCLASTrr	= 2702,
2719    VAESENCrm	= 2703,
2720    VAESENCrr	= 2704,
2721    VAESIMCrm	= 2705,
2722    VAESIMCrr	= 2706,
2723    VAESKEYGENASSIST128rm	= 2707,
2724    VAESKEYGENASSIST128rr	= 2708,
2725    VANDNPDYrm	= 2709,
2726    VANDNPDYrr	= 2710,
2727    VANDNPDrm	= 2711,
2728    VANDNPDrr	= 2712,
2729    VANDNPSYrm	= 2713,
2730    VANDNPSYrr	= 2714,
2731    VANDNPSrm	= 2715,
2732    VANDNPSrr	= 2716,
2733    VANDPDYrm	= 2717,
2734    VANDPDYrr	= 2718,
2735    VANDPDrm	= 2719,
2736    VANDPDrr	= 2720,
2737    VANDPSYrm	= 2721,
2738    VANDPSYrr	= 2722,
2739    VANDPSrm	= 2723,
2740    VANDPSrr	= 2724,
2741    VASTART_SAVE_XMM_REGS	= 2725,
2742    VBLENDPDYrmi	= 2726,
2743    VBLENDPDYrri	= 2727,
2744    VBLENDPDrmi	= 2728,
2745    VBLENDPDrri	= 2729,
2746    VBLENDPSYrmi	= 2730,
2747    VBLENDPSYrri	= 2731,
2748    VBLENDPSrmi	= 2732,
2749    VBLENDPSrri	= 2733,
2750    VBLENDVPDYrm	= 2734,
2751    VBLENDVPDYrr	= 2735,
2752    VBLENDVPDrm	= 2736,
2753    VBLENDVPDrr	= 2737,
2754    VBLENDVPSYrm	= 2738,
2755    VBLENDVPSYrr	= 2739,
2756    VBLENDVPSrm	= 2740,
2757    VBLENDVPSrr	= 2741,
2758    VBROADCASTF128	= 2742,
2759    VBROADCASTSD	= 2743,
2760    VBROADCASTSS	= 2744,
2761    VBROADCASTSSY	= 2745,
2762    VCMPPDYrmi	= 2746,
2763    VCMPPDYrmi_alt	= 2747,
2764    VCMPPDYrri	= 2748,
2765    VCMPPDYrri_alt	= 2749,
2766    VCMPPDrmi	= 2750,
2767    VCMPPDrmi_alt	= 2751,
2768    VCMPPDrri	= 2752,
2769    VCMPPDrri_alt	= 2753,
2770    VCMPPSYrmi	= 2754,
2771    VCMPPSYrmi_alt	= 2755,
2772    VCMPPSYrri	= 2756,
2773    VCMPPSYrri_alt	= 2757,
2774    VCMPPSrmi	= 2758,
2775    VCMPPSrmi_alt	= 2759,
2776    VCMPPSrri	= 2760,
2777    VCMPPSrri_alt	= 2761,
2778    VCMPSDrm	= 2762,
2779    VCMPSDrm_alt	= 2763,
2780    VCMPSDrr	= 2764,
2781    VCMPSDrr_alt	= 2765,
2782    VCMPSSrm	= 2766,
2783    VCMPSSrm_alt	= 2767,
2784    VCMPSSrr	= 2768,
2785    VCMPSSrr_alt	= 2769,
2786    VCOMISDrm	= 2770,
2787    VCOMISDrr	= 2771,
2788    VCOMISSrm	= 2772,
2789    VCOMISSrr	= 2773,
2790    VCVTDQ2PDYrm	= 2774,
2791    VCVTDQ2PDYrr	= 2775,
2792    VCVTDQ2PDrm	= 2776,
2793    VCVTDQ2PDrr	= 2777,
2794    VCVTDQ2PSYrm	= 2778,
2795    VCVTDQ2PSYrr	= 2779,
2796    VCVTDQ2PSrm	= 2780,
2797    VCVTDQ2PSrr	= 2781,
2798    VCVTPD2DQXrYr	= 2782,
2799    VCVTPD2DQXrm	= 2783,
2800    VCVTPD2DQXrr	= 2784,
2801    VCVTPD2DQYrm	= 2785,
2802    VCVTPD2DQYrr	= 2786,
2803    VCVTPD2DQrr	= 2787,
2804    VCVTPD2PSXrYr	= 2788,
2805    VCVTPD2PSXrm	= 2789,
2806    VCVTPD2PSXrr	= 2790,
2807    VCVTPD2PSYrm	= 2791,
2808    VCVTPD2PSYrr	= 2792,
2809    VCVTPD2PSrr	= 2793,
2810    VCVTPH2PSYrm	= 2794,
2811    VCVTPH2PSYrr	= 2795,
2812    VCVTPH2PSrm	= 2796,
2813    VCVTPH2PSrr	= 2797,
2814    VCVTPS2DQYrm	= 2798,
2815    VCVTPS2DQYrr	= 2799,
2816    VCVTPS2DQrm	= 2800,
2817    VCVTPS2DQrr	= 2801,
2818    VCVTPS2PDYrm	= 2802,
2819    VCVTPS2PDYrr	= 2803,
2820    VCVTPS2PDrm	= 2804,
2821    VCVTPS2PDrr	= 2805,
2822    VCVTPS2PHYmr	= 2806,
2823    VCVTPS2PHYrr	= 2807,
2824    VCVTPS2PHmr	= 2808,
2825    VCVTPS2PHrr	= 2809,
2826    VCVTSD2SI64rm	= 2810,
2827    VCVTSD2SI64rr	= 2811,
2828    VCVTSD2SIrm	= 2812,
2829    VCVTSD2SIrr	= 2813,
2830    VCVTSD2SSrm	= 2814,
2831    VCVTSD2SSrr	= 2815,
2832    VCVTSI2SD64rm	= 2816,
2833    VCVTSI2SD64rr	= 2817,
2834    VCVTSI2SDLrm	= 2818,
2835    VCVTSI2SDLrr	= 2819,
2836    VCVTSI2SDrm	= 2820,
2837    VCVTSI2SDrr	= 2821,
2838    VCVTSI2SS64rm	= 2822,
2839    VCVTSI2SS64rr	= 2823,
2840    VCVTSI2SSrm	= 2824,
2841    VCVTSI2SSrr	= 2825,
2842    VCVTSS2SDrm	= 2826,
2843    VCVTSS2SDrr	= 2827,
2844    VCVTSS2SI64rm	= 2828,
2845    VCVTSS2SI64rr	= 2829,
2846    VCVTSS2SIrm	= 2830,
2847    VCVTSS2SIrr	= 2831,
2848    VCVTTPD2DQXrYr	= 2832,
2849    VCVTTPD2DQXrm	= 2833,
2850    VCVTTPD2DQXrr	= 2834,
2851    VCVTTPD2DQYrm	= 2835,
2852    VCVTTPD2DQYrr	= 2836,
2853    VCVTTPD2DQrm	= 2837,
2854    VCVTTPD2DQrr	= 2838,
2855    VCVTTPS2DQYrm	= 2839,
2856    VCVTTPS2DQYrr	= 2840,
2857    VCVTTPS2DQrm	= 2841,
2858    VCVTTPS2DQrr	= 2842,
2859    VCVTTSD2SI64rm	= 2843,
2860    VCVTTSD2SI64rr	= 2844,
2861    VCVTTSD2SIrm	= 2845,
2862    VCVTTSD2SIrr	= 2846,
2863    VCVTTSS2SI64rm	= 2847,
2864    VCVTTSS2SI64rr	= 2848,
2865    VCVTTSS2SIrm	= 2849,
2866    VCVTTSS2SIrr	= 2850,
2867    VDIVPDYrm	= 2851,
2868    VDIVPDYrr	= 2852,
2869    VDIVPDrm	= 2853,
2870    VDIVPDrr	= 2854,
2871    VDIVPSYrm	= 2855,
2872    VDIVPSYrr	= 2856,
2873    VDIVPSrm	= 2857,
2874    VDIVPSrr	= 2858,
2875    VDIVSDrm	= 2859,
2876    VDIVSDrm_Int	= 2860,
2877    VDIVSDrr	= 2861,
2878    VDIVSDrr_Int	= 2862,
2879    VDIVSSrm	= 2863,
2880    VDIVSSrm_Int	= 2864,
2881    VDIVSSrr	= 2865,
2882    VDIVSSrr_Int	= 2866,
2883    VDPPDrmi	= 2867,
2884    VDPPDrri	= 2868,
2885    VDPPSYrmi	= 2869,
2886    VDPPSYrri	= 2870,
2887    VDPPSrmi	= 2871,
2888    VDPPSrri	= 2872,
2889    VERRm	= 2873,
2890    VERRr	= 2874,
2891    VERWm	= 2875,
2892    VERWr	= 2876,
2893    VEXTRACTF128mr	= 2877,
2894    VEXTRACTF128rr	= 2878,
2895    VEXTRACTPSmr	= 2879,
2896    VEXTRACTPSrr	= 2880,
2897    VEXTRACTPSrr64	= 2881,
2898    VFMADDPDr132m	= 2882,
2899    VFMADDPDr132mY	= 2883,
2900    VFMADDPDr132r	= 2884,
2901    VFMADDPDr132rY	= 2885,
2902    VFMADDPDr213m	= 2886,
2903    VFMADDPDr213mY	= 2887,
2904    VFMADDPDr213r	= 2888,
2905    VFMADDPDr213rY	= 2889,
2906    VFMADDPDr231m	= 2890,
2907    VFMADDPDr231mY	= 2891,
2908    VFMADDPDr231r	= 2892,
2909    VFMADDPDr231rY	= 2893,
2910    VFMADDPSr132m	= 2894,
2911    VFMADDPSr132mY	= 2895,
2912    VFMADDPSr132r	= 2896,
2913    VFMADDPSr132rY	= 2897,
2914    VFMADDPSr213m	= 2898,
2915    VFMADDPSr213mY	= 2899,
2916    VFMADDPSr213r	= 2900,
2917    VFMADDPSr213rY	= 2901,
2918    VFMADDPSr231m	= 2902,
2919    VFMADDPSr231mY	= 2903,
2920    VFMADDPSr231r	= 2904,
2921    VFMADDPSr231rY	= 2905,
2922    VFMADDSUBPDr132m	= 2906,
2923    VFMADDSUBPDr132mY	= 2907,
2924    VFMADDSUBPDr132r	= 2908,
2925    VFMADDSUBPDr132rY	= 2909,
2926    VFMADDSUBPDr213m	= 2910,
2927    VFMADDSUBPDr213mY	= 2911,
2928    VFMADDSUBPDr213r	= 2912,
2929    VFMADDSUBPDr213rY	= 2913,
2930    VFMADDSUBPDr231m	= 2914,
2931    VFMADDSUBPDr231mY	= 2915,
2932    VFMADDSUBPDr231r	= 2916,
2933    VFMADDSUBPDr231rY	= 2917,
2934    VFMADDSUBPSr132m	= 2918,
2935    VFMADDSUBPSr132mY	= 2919,
2936    VFMADDSUBPSr132r	= 2920,
2937    VFMADDSUBPSr132rY	= 2921,
2938    VFMADDSUBPSr213m	= 2922,
2939    VFMADDSUBPSr213mY	= 2923,
2940    VFMADDSUBPSr213r	= 2924,
2941    VFMADDSUBPSr213rY	= 2925,
2942    VFMADDSUBPSr231m	= 2926,
2943    VFMADDSUBPSr231mY	= 2927,
2944    VFMADDSUBPSr231r	= 2928,
2945    VFMADDSUBPSr231rY	= 2929,
2946    VFMSUBADDPDr132m	= 2930,
2947    VFMSUBADDPDr132mY	= 2931,
2948    VFMSUBADDPDr132r	= 2932,
2949    VFMSUBADDPDr132rY	= 2933,
2950    VFMSUBADDPDr213m	= 2934,
2951    VFMSUBADDPDr213mY	= 2935,
2952    VFMSUBADDPDr213r	= 2936,
2953    VFMSUBADDPDr213rY	= 2937,
2954    VFMSUBADDPDr231m	= 2938,
2955    VFMSUBADDPDr231mY	= 2939,
2956    VFMSUBADDPDr231r	= 2940,
2957    VFMSUBADDPDr231rY	= 2941,
2958    VFMSUBADDPSr132m	= 2942,
2959    VFMSUBADDPSr132mY	= 2943,
2960    VFMSUBADDPSr132r	= 2944,
2961    VFMSUBADDPSr132rY	= 2945,
2962    VFMSUBADDPSr213m	= 2946,
2963    VFMSUBADDPSr213mY	= 2947,
2964    VFMSUBADDPSr213r	= 2948,
2965    VFMSUBADDPSr213rY	= 2949,
2966    VFMSUBADDPSr231m	= 2950,
2967    VFMSUBADDPSr231mY	= 2951,
2968    VFMSUBADDPSr231r	= 2952,
2969    VFMSUBADDPSr231rY	= 2953,
2970    VFMSUBPDr132m	= 2954,
2971    VFMSUBPDr132mY	= 2955,
2972    VFMSUBPDr132r	= 2956,
2973    VFMSUBPDr132rY	= 2957,
2974    VFMSUBPDr213m	= 2958,
2975    VFMSUBPDr213mY	= 2959,
2976    VFMSUBPDr213r	= 2960,
2977    VFMSUBPDr213rY	= 2961,
2978    VFMSUBPDr231m	= 2962,
2979    VFMSUBPDr231mY	= 2963,
2980    VFMSUBPDr231r	= 2964,
2981    VFMSUBPDr231rY	= 2965,
2982    VFMSUBPSr132m	= 2966,
2983    VFMSUBPSr132mY	= 2967,
2984    VFMSUBPSr132r	= 2968,
2985    VFMSUBPSr132rY	= 2969,
2986    VFMSUBPSr213m	= 2970,
2987    VFMSUBPSr213mY	= 2971,
2988    VFMSUBPSr213r	= 2972,
2989    VFMSUBPSr213rY	= 2973,
2990    VFMSUBPSr231m	= 2974,
2991    VFMSUBPSr231mY	= 2975,
2992    VFMSUBPSr231r	= 2976,
2993    VFMSUBPSr231rY	= 2977,
2994    VFNMADDPDr132m	= 2978,
2995    VFNMADDPDr132mY	= 2979,
2996    VFNMADDPDr132r	= 2980,
2997    VFNMADDPDr132rY	= 2981,
2998    VFNMADDPDr213m	= 2982,
2999    VFNMADDPDr213mY	= 2983,
3000    VFNMADDPDr213r	= 2984,
3001    VFNMADDPDr213rY	= 2985,
3002    VFNMADDPDr231m	= 2986,
3003    VFNMADDPDr231mY	= 2987,
3004    VFNMADDPDr231r	= 2988,
3005    VFNMADDPDr231rY	= 2989,
3006    VFNMADDPSr132m	= 2990,
3007    VFNMADDPSr132mY	= 2991,
3008    VFNMADDPSr132r	= 2992,
3009    VFNMADDPSr132rY	= 2993,
3010    VFNMADDPSr213m	= 2994,
3011    VFNMADDPSr213mY	= 2995,
3012    VFNMADDPSr213r	= 2996,
3013    VFNMADDPSr213rY	= 2997,
3014    VFNMADDPSr231m	= 2998,
3015    VFNMADDPSr231mY	= 2999,
3016    VFNMADDPSr231r	= 3000,
3017    VFNMADDPSr231rY	= 3001,
3018    VFNMSUBPDr132m	= 3002,
3019    VFNMSUBPDr132mY	= 3003,
3020    VFNMSUBPDr132r	= 3004,
3021    VFNMSUBPDr132rY	= 3005,
3022    VFNMSUBPDr213m	= 3006,
3023    VFNMSUBPDr213mY	= 3007,
3024    VFNMSUBPDr213r	= 3008,
3025    VFNMSUBPDr213rY	= 3009,
3026    VFNMSUBPDr231m	= 3010,
3027    VFNMSUBPDr231mY	= 3011,
3028    VFNMSUBPDr231r	= 3012,
3029    VFNMSUBPDr231rY	= 3013,
3030    VFNMSUBPSr132m	= 3014,
3031    VFNMSUBPSr132mY	= 3015,
3032    VFNMSUBPSr132r	= 3016,
3033    VFNMSUBPSr132rY	= 3017,
3034    VFNMSUBPSr213m	= 3018,
3035    VFNMSUBPSr213mY	= 3019,
3036    VFNMSUBPSr213r	= 3020,
3037    VFNMSUBPSr213rY	= 3021,
3038    VFNMSUBPSr231m	= 3022,
3039    VFNMSUBPSr231mY	= 3023,
3040    VFNMSUBPSr231r	= 3024,
3041    VFNMSUBPSr231rY	= 3025,
3042    VFsANDNPDrm	= 3026,
3043    VFsANDNPDrr	= 3027,
3044    VFsANDNPSrm	= 3028,
3045    VFsANDNPSrr	= 3029,
3046    VFsANDPDrm	= 3030,
3047    VFsANDPDrr	= 3031,
3048    VFsANDPSrm	= 3032,
3049    VFsANDPSrr	= 3033,
3050    VFsORPDrm	= 3034,
3051    VFsORPDrr	= 3035,
3052    VFsORPSrm	= 3036,
3053    VFsORPSrr	= 3037,
3054    VFsXORPDrm	= 3038,
3055    VFsXORPDrr	= 3039,
3056    VFsXORPSrm	= 3040,
3057    VFsXORPSrr	= 3041,
3058    VHADDPDYrm	= 3042,
3059    VHADDPDYrr	= 3043,
3060    VHADDPDrm	= 3044,
3061    VHADDPDrr	= 3045,
3062    VHADDPSYrm	= 3046,
3063    VHADDPSYrr	= 3047,
3064    VHADDPSrm	= 3048,
3065    VHADDPSrr	= 3049,
3066    VHSUBPDYrm	= 3050,
3067    VHSUBPDYrr	= 3051,
3068    VHSUBPDrm	= 3052,
3069    VHSUBPDrr	= 3053,
3070    VHSUBPSYrm	= 3054,
3071    VHSUBPSYrr	= 3055,
3072    VHSUBPSrm	= 3056,
3073    VHSUBPSrr	= 3057,
3074    VINSERTF128rm	= 3058,
3075    VINSERTF128rr	= 3059,
3076    VINSERTPSrm	= 3060,
3077    VINSERTPSrr	= 3061,
3078    VLDDQUYrm	= 3062,
3079    VLDDQUrm	= 3063,
3080    VLDMXCSR	= 3064,
3081    VMASKMOVDQU	= 3065,
3082    VMASKMOVDQU64	= 3066,
3083    VMASKMOVPDYmr	= 3067,
3084    VMASKMOVPDYrm	= 3068,
3085    VMASKMOVPDmr	= 3069,
3086    VMASKMOVPDrm	= 3070,
3087    VMASKMOVPSYmr	= 3071,
3088    VMASKMOVPSYrm	= 3072,
3089    VMASKMOVPSmr	= 3073,
3090    VMASKMOVPSrm	= 3074,
3091    VMAXPDYrm	= 3075,
3092    VMAXPDYrm_Int	= 3076,
3093    VMAXPDYrr	= 3077,
3094    VMAXPDYrr_Int	= 3078,
3095    VMAXPDrm	= 3079,
3096    VMAXPDrm_Int	= 3080,
3097    VMAXPDrr	= 3081,
3098    VMAXPDrr_Int	= 3082,
3099    VMAXPSYrm	= 3083,
3100    VMAXPSYrm_Int	= 3084,
3101    VMAXPSYrr	= 3085,
3102    VMAXPSYrr_Int	= 3086,
3103    VMAXPSrm	= 3087,
3104    VMAXPSrm_Int	= 3088,
3105    VMAXPSrr	= 3089,
3106    VMAXPSrr_Int	= 3090,
3107    VMAXSDrm	= 3091,
3108    VMAXSDrm_Int	= 3092,
3109    VMAXSDrr	= 3093,
3110    VMAXSDrr_Int	= 3094,
3111    VMAXSSrm	= 3095,
3112    VMAXSSrm_Int	= 3096,
3113    VMAXSSrr	= 3097,
3114    VMAXSSrr_Int	= 3098,
3115    VMCALL	= 3099,
3116    VMCLEARm	= 3100,
3117    VMINPDYrm	= 3101,
3118    VMINPDYrm_Int	= 3102,
3119    VMINPDYrr	= 3103,
3120    VMINPDYrr_Int	= 3104,
3121    VMINPDrm	= 3105,
3122    VMINPDrm_Int	= 3106,
3123    VMINPDrr	= 3107,
3124    VMINPDrr_Int	= 3108,
3125    VMINPSYrm	= 3109,
3126    VMINPSYrm_Int	= 3110,
3127    VMINPSYrr	= 3111,
3128    VMINPSYrr_Int	= 3112,
3129    VMINPSrm	= 3113,
3130    VMINPSrm_Int	= 3114,
3131    VMINPSrr	= 3115,
3132    VMINPSrr_Int	= 3116,
3133    VMINSDrm	= 3117,
3134    VMINSDrm_Int	= 3118,
3135    VMINSDrr	= 3119,
3136    VMINSDrr_Int	= 3120,
3137    VMINSSrm	= 3121,
3138    VMINSSrm_Int	= 3122,
3139    VMINSSrr	= 3123,
3140    VMINSSrr_Int	= 3124,
3141    VMLAUNCH	= 3125,
3142    VMOV64toPQIrr	= 3126,
3143    VMOV64toSDrm	= 3127,
3144    VMOV64toSDrr	= 3128,
3145    VMOVAPDYmr	= 3129,
3146    VMOVAPDYrm	= 3130,
3147    VMOVAPDYrr	= 3131,
3148    VMOVAPDYrr_REV	= 3132,
3149    VMOVAPDmr	= 3133,
3150    VMOVAPDrm	= 3134,
3151    VMOVAPDrr	= 3135,
3152    VMOVAPDrr_REV	= 3136,
3153    VMOVAPSYmr	= 3137,
3154    VMOVAPSYrm	= 3138,
3155    VMOVAPSYrr	= 3139,
3156    VMOVAPSYrr_REV	= 3140,
3157    VMOVAPSmr	= 3141,
3158    VMOVAPSrm	= 3142,
3159    VMOVAPSrr	= 3143,
3160    VMOVAPSrr_REV	= 3144,
3161    VMOVDDUPYrm	= 3145,
3162    VMOVDDUPYrr	= 3146,
3163    VMOVDDUPrm	= 3147,
3164    VMOVDDUPrr	= 3148,
3165    VMOVDI2PDIrm	= 3149,
3166    VMOVDI2PDIrr	= 3150,
3167    VMOVDI2SSrm	= 3151,
3168    VMOVDI2SSrr	= 3152,
3169    VMOVDQAYmr	= 3153,
3170    VMOVDQAYrm	= 3154,
3171    VMOVDQAYrr	= 3155,
3172    VMOVDQAYrr_REV	= 3156,
3173    VMOVDQAmr	= 3157,
3174    VMOVDQArm	= 3158,
3175    VMOVDQArr	= 3159,
3176    VMOVDQArr_REV	= 3160,
3177    VMOVDQUYmr	= 3161,
3178    VMOVDQUYrm	= 3162,
3179    VMOVDQUYrr	= 3163,
3180    VMOVDQUYrr_REV	= 3164,
3181    VMOVDQUmr	= 3165,
3182    VMOVDQUmr_Int	= 3166,
3183    VMOVDQUrm	= 3167,
3184    VMOVDQUrr	= 3168,
3185    VMOVDQUrr_REV	= 3169,
3186    VMOVHLPSrr	= 3170,
3187    VMOVHPDmr	= 3171,
3188    VMOVHPDrm	= 3172,
3189    VMOVHPSmr	= 3173,
3190    VMOVHPSrm	= 3174,
3191    VMOVLHPSrr	= 3175,
3192    VMOVLPDmr	= 3176,
3193    VMOVLPDrm	= 3177,
3194    VMOVLPSmr	= 3178,
3195    VMOVLPSrm	= 3179,
3196    VMOVLQ128mr	= 3180,
3197    VMOVMSKPDYr64r	= 3181,
3198    VMOVMSKPDYrr32	= 3182,
3199    VMOVMSKPDYrr64	= 3183,
3200    VMOVMSKPDr64r	= 3184,
3201    VMOVMSKPDrr32	= 3185,
3202    VMOVMSKPDrr64	= 3186,
3203    VMOVMSKPSYr64r	= 3187,
3204    VMOVMSKPSYrr32	= 3188,
3205    VMOVMSKPSYrr64	= 3189,
3206    VMOVMSKPSr64r	= 3190,
3207    VMOVMSKPSrr32	= 3191,
3208    VMOVMSKPSrr64	= 3192,
3209    VMOVNTDQArm	= 3193,
3210    VMOVNTDQY_64mr	= 3194,
3211    VMOVNTDQYmr	= 3195,
3212    VMOVNTDQ_64mr	= 3196,
3213    VMOVNTDQmr	= 3197,
3214    VMOVNTPDYmr	= 3198,
3215    VMOVNTPDmr	= 3199,
3216    VMOVNTPSYmr	= 3200,
3217    VMOVNTPSmr	= 3201,
3218    VMOVPDI2DImr	= 3202,
3219    VMOVPDI2DIrr	= 3203,
3220    VMOVPQI2QImr	= 3204,
3221    VMOVPQIto64rr	= 3205,
3222    VMOVQI2PQIrm	= 3206,
3223    VMOVQd64rr	= 3207,
3224    VMOVQd64rr_alt	= 3208,
3225    VMOVQs64rr	= 3209,
3226    VMOVQxrxr	= 3210,
3227    VMOVSDmr	= 3211,
3228    VMOVSDrm	= 3212,
3229    VMOVSDrr	= 3213,
3230    VMOVSDrr_REV	= 3214,
3231    VMOVSDto64mr	= 3215,
3232    VMOVSDto64rr	= 3216,
3233    VMOVSHDUPYrm	= 3217,
3234    VMOVSHDUPYrr	= 3218,
3235    VMOVSHDUPrm	= 3219,
3236    VMOVSHDUPrr	= 3220,
3237    VMOVSLDUPYrm	= 3221,
3238    VMOVSLDUPYrr	= 3222,
3239    VMOVSLDUPrm	= 3223,
3240    VMOVSLDUPrr	= 3224,
3241    VMOVSS2DImr	= 3225,
3242    VMOVSS2DIrr	= 3226,
3243    VMOVSSmr	= 3227,
3244    VMOVSSrm	= 3228,
3245    VMOVSSrr	= 3229,
3246    VMOVSSrr_REV	= 3230,
3247    VMOVUPDYmr	= 3231,
3248    VMOVUPDYrm	= 3232,
3249    VMOVUPDYrr	= 3233,
3250    VMOVUPDYrr_REV	= 3234,
3251    VMOVUPDmr	= 3235,
3252    VMOVUPDrm	= 3236,
3253    VMOVUPDrr	= 3237,
3254    VMOVUPDrr_REV	= 3238,
3255    VMOVUPSYmr	= 3239,
3256    VMOVUPSYrm	= 3240,
3257    VMOVUPSYrr	= 3241,
3258    VMOVUPSYrr_REV	= 3242,
3259    VMOVUPSmr	= 3243,
3260    VMOVUPSrm	= 3244,
3261    VMOVUPSrr	= 3245,
3262    VMOVUPSrr_REV	= 3246,
3263    VMOVZDI2PDIrm	= 3247,
3264    VMOVZDI2PDIrr	= 3248,
3265    VMOVZPQILo2PQIrm	= 3249,
3266    VMOVZPQILo2PQIrr	= 3250,
3267    VMOVZQI2PQIrm	= 3251,
3268    VMOVZQI2PQIrr	= 3252,
3269    VMPSADBWrmi	= 3253,
3270    VMPSADBWrri	= 3254,
3271    VMPTRLDm	= 3255,
3272    VMPTRSTm	= 3256,
3273    VMREAD32rm	= 3257,
3274    VMREAD32rr	= 3258,
3275    VMREAD64rm	= 3259,
3276    VMREAD64rr	= 3260,
3277    VMRESUME	= 3261,
3278    VMULPDYrm	= 3262,
3279    VMULPDYrr	= 3263,
3280    VMULPDrm	= 3264,
3281    VMULPDrr	= 3265,
3282    VMULPSYrm	= 3266,
3283    VMULPSYrr	= 3267,
3284    VMULPSrm	= 3268,
3285    VMULPSrr	= 3269,
3286    VMULSDrm	= 3270,
3287    VMULSDrm_Int	= 3271,
3288    VMULSDrr	= 3272,
3289    VMULSDrr_Int	= 3273,
3290    VMULSSrm	= 3274,
3291    VMULSSrm_Int	= 3275,
3292    VMULSSrr	= 3276,
3293    VMULSSrr_Int	= 3277,
3294    VMWRITE32rm	= 3278,
3295    VMWRITE32rr	= 3279,
3296    VMWRITE64rm	= 3280,
3297    VMWRITE64rr	= 3281,
3298    VMXOFF	= 3282,
3299    VMXON	= 3283,
3300    VORPDYrm	= 3284,
3301    VORPDYrr	= 3285,
3302    VORPDrm	= 3286,
3303    VORPDrr	= 3287,
3304    VORPSYrm	= 3288,
3305    VORPSYrr	= 3289,
3306    VORPSrm	= 3290,
3307    VORPSrr	= 3291,
3308    VPABSBrm128	= 3292,
3309    VPABSBrr128	= 3293,
3310    VPABSDrm128	= 3294,
3311    VPABSDrr128	= 3295,
3312    VPABSWrm128	= 3296,
3313    VPABSWrr128	= 3297,
3314    VPACKSSDWrm	= 3298,
3315    VPACKSSDWrr	= 3299,
3316    VPACKSSWBrm	= 3300,
3317    VPACKSSWBrr	= 3301,
3318    VPACKUSDWrm	= 3302,
3319    VPACKUSDWrr	= 3303,
3320    VPACKUSWBrm	= 3304,
3321    VPACKUSWBrr	= 3305,
3322    VPADDBrm	= 3306,
3323    VPADDBrr	= 3307,
3324    VPADDDrm	= 3308,
3325    VPADDDrr	= 3309,
3326    VPADDQrm	= 3310,
3327    VPADDQrr	= 3311,
3328    VPADDSBrm	= 3312,
3329    VPADDSBrr	= 3313,
3330    VPADDSWrm	= 3314,
3331    VPADDSWrr	= 3315,
3332    VPADDUSBrm	= 3316,
3333    VPADDUSBrr	= 3317,
3334    VPADDUSWrm	= 3318,
3335    VPADDUSWrr	= 3319,
3336    VPADDWrm	= 3320,
3337    VPADDWrr	= 3321,
3338    VPALIGNR128rm	= 3322,
3339    VPALIGNR128rr	= 3323,
3340    VPANDNrm	= 3324,
3341    VPANDNrr	= 3325,
3342    VPANDrm	= 3326,
3343    VPANDrr	= 3327,
3344    VPAVGBrm	= 3328,
3345    VPAVGBrr	= 3329,
3346    VPAVGWrm	= 3330,
3347    VPAVGWrr	= 3331,
3348    VPBLENDVBrm	= 3332,
3349    VPBLENDVBrr	= 3333,
3350    VPBLENDWrmi	= 3334,
3351    VPBLENDWrri	= 3335,
3352    VPCLMULQDQrm	= 3336,
3353    VPCLMULQDQrr	= 3337,
3354    VPCMPEQBrm	= 3338,
3355    VPCMPEQBrr	= 3339,
3356    VPCMPEQDrm	= 3340,
3357    VPCMPEQDrr	= 3341,
3358    VPCMPEQQrm	= 3342,
3359    VPCMPEQQrr	= 3343,
3360    VPCMPEQWrm	= 3344,
3361    VPCMPEQWrr	= 3345,
3362    VPCMPESTRIArm	= 3346,
3363    VPCMPESTRIArr	= 3347,
3364    VPCMPESTRICrm	= 3348,
3365    VPCMPESTRICrr	= 3349,
3366    VPCMPESTRIOrm	= 3350,
3367    VPCMPESTRIOrr	= 3351,
3368    VPCMPESTRISrm	= 3352,
3369    VPCMPESTRISrr	= 3353,
3370    VPCMPESTRIZrm	= 3354,
3371    VPCMPESTRIZrr	= 3355,
3372    VPCMPESTRIrm	= 3356,
3373    VPCMPESTRIrr	= 3357,
3374    VPCMPESTRM128MEM	= 3358,
3375    VPCMPESTRM128REG	= 3359,
3376    VPCMPESTRM128rm	= 3360,
3377    VPCMPESTRM128rr	= 3361,
3378    VPCMPGTBrm	= 3362,
3379    VPCMPGTBrr	= 3363,
3380    VPCMPGTDrm	= 3364,
3381    VPCMPGTDrr	= 3365,
3382    VPCMPGTQrm	= 3366,
3383    VPCMPGTQrr	= 3367,
3384    VPCMPGTWrm	= 3368,
3385    VPCMPGTWrr	= 3369,
3386    VPCMPISTRIArm	= 3370,
3387    VPCMPISTRIArr	= 3371,
3388    VPCMPISTRICrm	= 3372,
3389    VPCMPISTRICrr	= 3373,
3390    VPCMPISTRIOrm	= 3374,
3391    VPCMPISTRIOrr	= 3375,
3392    VPCMPISTRISrm	= 3376,
3393    VPCMPISTRISrr	= 3377,
3394    VPCMPISTRIZrm	= 3378,
3395    VPCMPISTRIZrr	= 3379,
3396    VPCMPISTRIrm	= 3380,
3397    VPCMPISTRIrr	= 3381,
3398    VPCMPISTRM128MEM	= 3382,
3399    VPCMPISTRM128REG	= 3383,
3400    VPCMPISTRM128rm	= 3384,
3401    VPCMPISTRM128rr	= 3385,
3402    VPERM2F128rm	= 3386,
3403    VPERM2F128rr	= 3387,
3404    VPERMILPDYmi	= 3388,
3405    VPERMILPDYri	= 3389,
3406    VPERMILPDYrm	= 3390,
3407    VPERMILPDYrr	= 3391,
3408    VPERMILPDmi	= 3392,
3409    VPERMILPDri	= 3393,
3410    VPERMILPDrm	= 3394,
3411    VPERMILPDrr	= 3395,
3412    VPERMILPSYmi	= 3396,
3413    VPERMILPSYri	= 3397,
3414    VPERMILPSYrm	= 3398,
3415    VPERMILPSYrr	= 3399,
3416    VPERMILPSmi	= 3400,
3417    VPERMILPSri	= 3401,
3418    VPERMILPSrm	= 3402,
3419    VPERMILPSrr	= 3403,
3420    VPEXTRBmr	= 3404,
3421    VPEXTRBrr	= 3405,
3422    VPEXTRBrr64	= 3406,
3423    VPEXTRDmr	= 3407,
3424    VPEXTRDrr	= 3408,
3425    VPEXTRQmr	= 3409,
3426    VPEXTRQrr	= 3410,
3427    VPEXTRWmr	= 3411,
3428    VPEXTRWri	= 3412,
3429    VPHADDDrm128	= 3413,
3430    VPHADDDrr128	= 3414,
3431    VPHADDSWrm128	= 3415,
3432    VPHADDSWrr128	= 3416,
3433    VPHADDWrm128	= 3417,
3434    VPHADDWrr128	= 3418,
3435    VPHMINPOSUWrm128	= 3419,
3436    VPHMINPOSUWrr128	= 3420,
3437    VPHSUBDrm128	= 3421,
3438    VPHSUBDrr128	= 3422,
3439    VPHSUBSWrm128	= 3423,
3440    VPHSUBSWrr128	= 3424,
3441    VPHSUBWrm128	= 3425,
3442    VPHSUBWrr128	= 3426,
3443    VPINSRBrm	= 3427,
3444    VPINSRBrr	= 3428,
3445    VPINSRDrm	= 3429,
3446    VPINSRDrr	= 3430,
3447    VPINSRQrm	= 3431,
3448    VPINSRQrr	= 3432,
3449    VPINSRWrmi	= 3433,
3450    VPINSRWrr64i	= 3434,
3451    VPINSRWrri	= 3435,
3452    VPMADDUBSWrm128	= 3436,
3453    VPMADDUBSWrr128	= 3437,
3454    VPMADDWDrm	= 3438,
3455    VPMADDWDrr	= 3439,
3456    VPMAXSBrm	= 3440,
3457    VPMAXSBrr	= 3441,
3458    VPMAXSDrm	= 3442,
3459    VPMAXSDrr	= 3443,
3460    VPMAXSWrm	= 3444,
3461    VPMAXSWrr	= 3445,
3462    VPMAXUBrm	= 3446,
3463    VPMAXUBrr	= 3447,
3464    VPMAXUDrm	= 3448,
3465    VPMAXUDrr	= 3449,
3466    VPMAXUWrm	= 3450,
3467    VPMAXUWrr	= 3451,
3468    VPMINSBrm	= 3452,
3469    VPMINSBrr	= 3453,
3470    VPMINSDrm	= 3454,
3471    VPMINSDrr	= 3455,
3472    VPMINSWrm	= 3456,
3473    VPMINSWrr	= 3457,
3474    VPMINUBrm	= 3458,
3475    VPMINUBrr	= 3459,
3476    VPMINUDrm	= 3460,
3477    VPMINUDrr	= 3461,
3478    VPMINUWrm	= 3462,
3479    VPMINUWrr	= 3463,
3480    VPMOVMSKBr64r	= 3464,
3481    VPMOVMSKBrr	= 3465,
3482    VPMOVSXBDrm	= 3466,
3483    VPMOVSXBDrr	= 3467,
3484    VPMOVSXBQrm	= 3468,
3485    VPMOVSXBQrr	= 3469,
3486    VPMOVSXBWrm	= 3470,
3487    VPMOVSXBWrr	= 3471,
3488    VPMOVSXDQrm	= 3472,
3489    VPMOVSXDQrr	= 3473,
3490    VPMOVSXWDrm	= 3474,
3491    VPMOVSXWDrr	= 3475,
3492    VPMOVSXWQrm	= 3476,
3493    VPMOVSXWQrr	= 3477,
3494    VPMOVZXBDrm	= 3478,
3495    VPMOVZXBDrr	= 3479,
3496    VPMOVZXBQrm	= 3480,
3497    VPMOVZXBQrr	= 3481,
3498    VPMOVZXBWrm	= 3482,
3499    VPMOVZXBWrr	= 3483,
3500    VPMOVZXDQrm	= 3484,
3501    VPMOVZXDQrr	= 3485,
3502    VPMOVZXWDrm	= 3486,
3503    VPMOVZXWDrr	= 3487,
3504    VPMOVZXWQrm	= 3488,
3505    VPMOVZXWQrr	= 3489,
3506    VPMULDQrm	= 3490,
3507    VPMULDQrr	= 3491,
3508    VPMULHRSWrm128	= 3492,
3509    VPMULHRSWrr128	= 3493,
3510    VPMULHUWrm	= 3494,
3511    VPMULHUWrr	= 3495,
3512    VPMULHWrm	= 3496,
3513    VPMULHWrr	= 3497,
3514    VPMULLDrm	= 3498,
3515    VPMULLDrr	= 3499,
3516    VPMULLWrm	= 3500,
3517    VPMULLWrr	= 3501,
3518    VPMULUDQrm	= 3502,
3519    VPMULUDQrr	= 3503,
3520    VPORrm	= 3504,
3521    VPORrr	= 3505,
3522    VPSADBWrm	= 3506,
3523    VPSADBWrr	= 3507,
3524    VPSHUFBrm128	= 3508,
3525    VPSHUFBrr128	= 3509,
3526    VPSHUFDmi	= 3510,
3527    VPSHUFDri	= 3511,
3528    VPSHUFHWmi	= 3512,
3529    VPSHUFHWri	= 3513,
3530    VPSHUFLWmi	= 3514,
3531    VPSHUFLWri	= 3515,
3532    VPSIGNBrm128	= 3516,
3533    VPSIGNBrr128	= 3517,
3534    VPSIGNDrm128	= 3518,
3535    VPSIGNDrr128	= 3519,
3536    VPSIGNWrm128	= 3520,
3537    VPSIGNWrr128	= 3521,
3538    VPSLLDQri	= 3522,
3539    VPSLLDri	= 3523,
3540    VPSLLDrm	= 3524,
3541    VPSLLDrr	= 3525,
3542    VPSLLQri	= 3526,
3543    VPSLLQrm	= 3527,
3544    VPSLLQrr	= 3528,
3545    VPSLLWri	= 3529,
3546    VPSLLWrm	= 3530,
3547    VPSLLWrr	= 3531,
3548    VPSRADri	= 3532,
3549    VPSRADrm	= 3533,
3550    VPSRADrr	= 3534,
3551    VPSRAWri	= 3535,
3552    VPSRAWrm	= 3536,
3553    VPSRAWrr	= 3537,
3554    VPSRLDQri	= 3538,
3555    VPSRLDri	= 3539,
3556    VPSRLDrm	= 3540,
3557    VPSRLDrr	= 3541,
3558    VPSRLQri	= 3542,
3559    VPSRLQrm	= 3543,
3560    VPSRLQrr	= 3544,
3561    VPSRLWri	= 3545,
3562    VPSRLWrm	= 3546,
3563    VPSRLWrr	= 3547,
3564    VPSUBBrm	= 3548,
3565    VPSUBBrr	= 3549,
3566    VPSUBDrm	= 3550,
3567    VPSUBDrr	= 3551,
3568    VPSUBQrm	= 3552,
3569    VPSUBQrr	= 3553,
3570    VPSUBSBrm	= 3554,
3571    VPSUBSBrr	= 3555,
3572    VPSUBSWrm	= 3556,
3573    VPSUBSWrr	= 3557,
3574    VPSUBUSBrm	= 3558,
3575    VPSUBUSBrr	= 3559,
3576    VPSUBUSWrm	= 3560,
3577    VPSUBUSWrr	= 3561,
3578    VPSUBWrm	= 3562,
3579    VPSUBWrr	= 3563,
3580    VPTESTYrm	= 3564,
3581    VPTESTYrr	= 3565,
3582    VPTESTrm	= 3566,
3583    VPTESTrr	= 3567,
3584    VPUNPCKHBWrm	= 3568,
3585    VPUNPCKHBWrr	= 3569,
3586    VPUNPCKHDQrm	= 3570,
3587    VPUNPCKHDQrr	= 3571,
3588    VPUNPCKHQDQrm	= 3572,
3589    VPUNPCKHQDQrr	= 3573,
3590    VPUNPCKHWDrm	= 3574,
3591    VPUNPCKHWDrr	= 3575,
3592    VPUNPCKLBWrm	= 3576,
3593    VPUNPCKLBWrr	= 3577,
3594    VPUNPCKLDQrm	= 3578,
3595    VPUNPCKLDQrr	= 3579,
3596    VPUNPCKLQDQrm	= 3580,
3597    VPUNPCKLQDQrr	= 3581,
3598    VPUNPCKLWDrm	= 3582,
3599    VPUNPCKLWDrr	= 3583,
3600    VPXORrm	= 3584,
3601    VPXORrr	= 3585,
3602    VRCPPSYm	= 3586,
3603    VRCPPSYm_Int	= 3587,
3604    VRCPPSYr	= 3588,
3605    VRCPPSYr_Int	= 3589,
3606    VRCPPSm	= 3590,
3607    VRCPPSm_Int	= 3591,
3608    VRCPPSr	= 3592,
3609    VRCPPSr_Int	= 3593,
3610    VRCPSSm	= 3594,
3611    VRCPSSm_Int	= 3595,
3612    VRCPSSr	= 3596,
3613    VROUNDPDm	= 3597,
3614    VROUNDPDm_AVX	= 3598,
3615    VROUNDPDr	= 3599,
3616    VROUNDPDr_AVX	= 3600,
3617    VROUNDPSm	= 3601,
3618    VROUNDPSm_AVX	= 3602,
3619    VROUNDPSr	= 3603,
3620    VROUNDPSr_AVX	= 3604,
3621    VROUNDSDm	= 3605,
3622    VROUNDSDm_AVX	= 3606,
3623    VROUNDSDr	= 3607,
3624    VROUNDSDr_AVX	= 3608,
3625    VROUNDSSm	= 3609,
3626    VROUNDSSm_AVX	= 3610,
3627    VROUNDSSr	= 3611,
3628    VROUNDSSr_AVX	= 3612,
3629    VROUNDYPDm	= 3613,
3630    VROUNDYPDm_AVX	= 3614,
3631    VROUNDYPDr	= 3615,
3632    VROUNDYPDr_AVX	= 3616,
3633    VROUNDYPSm	= 3617,
3634    VROUNDYPSm_AVX	= 3618,
3635    VROUNDYPSr	= 3619,
3636    VROUNDYPSr_AVX	= 3620,
3637    VRSQRTPSYm	= 3621,
3638    VRSQRTPSYm_Int	= 3622,
3639    VRSQRTPSYr	= 3623,
3640    VRSQRTPSYr_Int	= 3624,
3641    VRSQRTPSm	= 3625,
3642    VRSQRTPSm_Int	= 3626,
3643    VRSQRTPSr	= 3627,
3644    VRSQRTPSr_Int	= 3628,
3645    VRSQRTSSm	= 3629,
3646    VRSQRTSSm_Int	= 3630,
3647    VRSQRTSSr	= 3631,
3648    VSHUFPDYrmi	= 3632,
3649    VSHUFPDYrri	= 3633,
3650    VSHUFPDrmi	= 3634,
3651    VSHUFPDrri	= 3635,
3652    VSHUFPSYrmi	= 3636,
3653    VSHUFPSYrri	= 3637,
3654    VSHUFPSrmi	= 3638,
3655    VSHUFPSrri	= 3639,
3656    VSQRTPDYm	= 3640,
3657    VSQRTPDYm_Int	= 3641,
3658    VSQRTPDYr	= 3642,
3659    VSQRTPDYr_Int	= 3643,
3660    VSQRTPDm	= 3644,
3661    VSQRTPDm_Int	= 3645,
3662    VSQRTPDr	= 3646,
3663    VSQRTPDr_Int	= 3647,
3664    VSQRTPSYm	= 3648,
3665    VSQRTPSYm_Int	= 3649,
3666    VSQRTPSYr	= 3650,
3667    VSQRTPSYr_Int	= 3651,
3668    VSQRTPSm	= 3652,
3669    VSQRTPSm_Int	= 3653,
3670    VSQRTPSr	= 3654,
3671    VSQRTPSr_Int	= 3655,
3672    VSQRTSDm	= 3656,
3673    VSQRTSDm_Int	= 3657,
3674    VSQRTSDr	= 3658,
3675    VSQRTSSm	= 3659,
3676    VSQRTSSm_Int	= 3660,
3677    VSQRTSSr	= 3661,
3678    VSTMXCSR	= 3662,
3679    VSUBPDYrm	= 3663,
3680    VSUBPDYrr	= 3664,
3681    VSUBPDrm	= 3665,
3682    VSUBPDrr	= 3666,
3683    VSUBPSYrm	= 3667,
3684    VSUBPSYrr	= 3668,
3685    VSUBPSrm	= 3669,
3686    VSUBPSrr	= 3670,
3687    VSUBSDrm	= 3671,
3688    VSUBSDrm_Int	= 3672,
3689    VSUBSDrr	= 3673,
3690    VSUBSDrr_Int	= 3674,
3691    VSUBSSrm	= 3675,
3692    VSUBSSrm_Int	= 3676,
3693    VSUBSSrr	= 3677,
3694    VSUBSSrr_Int	= 3678,
3695    VTESTPDYrm	= 3679,
3696    VTESTPDYrr	= 3680,
3697    VTESTPDrm	= 3681,
3698    VTESTPDrr	= 3682,
3699    VTESTPSYrm	= 3683,
3700    VTESTPSYrr	= 3684,
3701    VTESTPSrm	= 3685,
3702    VTESTPSrr	= 3686,
3703    VUCOMISDrm	= 3687,
3704    VUCOMISDrr	= 3688,
3705    VUCOMISSrm	= 3689,
3706    VUCOMISSrr	= 3690,
3707    VUNPCKHPDYrm	= 3691,
3708    VUNPCKHPDYrr	= 3692,
3709    VUNPCKHPDrm	= 3693,
3710    VUNPCKHPDrr	= 3694,
3711    VUNPCKHPSYrm	= 3695,
3712    VUNPCKHPSYrr	= 3696,
3713    VUNPCKHPSrm	= 3697,
3714    VUNPCKHPSrr	= 3698,
3715    VUNPCKLPDYrm	= 3699,
3716    VUNPCKLPDYrr	= 3700,
3717    VUNPCKLPDrm	= 3701,
3718    VUNPCKLPDrr	= 3702,
3719    VUNPCKLPSYrm	= 3703,
3720    VUNPCKLPSYrr	= 3704,
3721    VUNPCKLPSrm	= 3705,
3722    VUNPCKLPSrr	= 3706,
3723    VXORPDYrm	= 3707,
3724    VXORPDYrr	= 3708,
3725    VXORPDrm	= 3709,
3726    VXORPDrr	= 3710,
3727    VXORPSYrm	= 3711,
3728    VXORPSYrr	= 3712,
3729    VXORPSrm	= 3713,
3730    VXORPSrr	= 3714,
3731    VZEROALL	= 3715,
3732    VZEROUPPER	= 3716,
3733    V_SET0	= 3717,
3734    V_SETALLONES	= 3718,
3735    W64ALLOCA	= 3719,
3736    WAIT	= 3720,
3737    WBINVD	= 3721,
3738    WINCALL64m	= 3722,
3739    WINCALL64pcrel32	= 3723,
3740    WINCALL64r	= 3724,
3741    WIN_ALLOCA	= 3725,
3742    WRFSBASE	= 3726,
3743    WRFSBASE64	= 3727,
3744    WRGSBASE	= 3728,
3745    WRGSBASE64	= 3729,
3746    WRMSR	= 3730,
3747    XADD16rm	= 3731,
3748    XADD16rr	= 3732,
3749    XADD32rm	= 3733,
3750    XADD32rr	= 3734,
3751    XADD64rm	= 3735,
3752    XADD64rr	= 3736,
3753    XADD8rm	= 3737,
3754    XADD8rr	= 3738,
3755    XCHG16ar	= 3739,
3756    XCHG16rm	= 3740,
3757    XCHG16rr	= 3741,
3758    XCHG32ar	= 3742,
3759    XCHG32ar64	= 3743,
3760    XCHG32rm	= 3744,
3761    XCHG32rr	= 3745,
3762    XCHG64ar	= 3746,
3763    XCHG64rm	= 3747,
3764    XCHG64rr	= 3748,
3765    XCHG8rm	= 3749,
3766    XCHG8rr	= 3750,
3767    XCH_F	= 3751,
3768    XCRYPTCBC	= 3752,
3769    XCRYPTCFB	= 3753,
3770    XCRYPTCTR	= 3754,
3771    XCRYPTECB	= 3755,
3772    XCRYPTOFB	= 3756,
3773    XGETBV	= 3757,
3774    XLAT	= 3758,
3775    XOR16i16	= 3759,
3776    XOR16mi	= 3760,
3777    XOR16mi8	= 3761,
3778    XOR16mr	= 3762,
3779    XOR16ri	= 3763,
3780    XOR16ri8	= 3764,
3781    XOR16rm	= 3765,
3782    XOR16rr	= 3766,
3783    XOR16rr_REV	= 3767,
3784    XOR32i32	= 3768,
3785    XOR32mi	= 3769,
3786    XOR32mi8	= 3770,
3787    XOR32mr	= 3771,
3788    XOR32ri	= 3772,
3789    XOR32ri8	= 3773,
3790    XOR32rm	= 3774,
3791    XOR32rr	= 3775,
3792    XOR32rr_REV	= 3776,
3793    XOR64i32	= 3777,
3794    XOR64mi32	= 3778,
3795    XOR64mi8	= 3779,
3796    XOR64mr	= 3780,
3797    XOR64ri32	= 3781,
3798    XOR64ri8	= 3782,
3799    XOR64rm	= 3783,
3800    XOR64rr	= 3784,
3801    XOR64rr_REV	= 3785,
3802    XOR8i8	= 3786,
3803    XOR8mi	= 3787,
3804    XOR8mr	= 3788,
3805    XOR8ri	= 3789,
3806    XOR8rm	= 3790,
3807    XOR8rr	= 3791,
3808    XOR8rr_REV	= 3792,
3809    XORPDrm	= 3793,
3810    XORPDrr	= 3794,
3811    XORPSrm	= 3795,
3812    XORPSrr	= 3796,
3813    XRSTOR	= 3797,
3814    XRSTOR64	= 3798,
3815    XSAVE	= 3799,
3816    XSAVE64	= 3800,
3817    XSAVEOPT	= 3801,
3818    XSAVEOPT64	= 3802,
3819    XSETBV	= 3803,
3820    XSHA1	= 3804,
3821    XSHA256	= 3805,
3822    XSTORE	= 3806,
3823    INSTRUCTION_LIST_END = 3807
3824  };
3825}
3826} // End llvm namespace
3827#endif // GET_INSTRINFO_ENUM
3828
3829//===- TableGen'erated file -------------------------------------*- C++ -*-===//
3830//
3831// Target Instruction Descriptors
3832//
3833// Automatically generated file, do not edit!
3834//
3835//===----------------------------------------------------------------------===//
3836
3837
3838#ifdef GET_INSTRINFO_MC_DESC
3839#undef GET_INSTRINFO_MC_DESC
3840namespace llvm {
3841
3842static const unsigned ImplicitList1[] = { X86::EFLAGS, 0 };
3843static const unsigned ImplicitList2[] = { X86::AX, 0 };
3844static const unsigned ImplicitList3[] = { X86::EAX, 0 };
3845static const unsigned ImplicitList4[] = { X86::RAX, 0 };
3846static const unsigned ImplicitList5[] = { X86::AL, 0 };
3847static const unsigned ImplicitList6[] = { X86::ESP, 0 };
3848static const unsigned ImplicitList7[] = { X86::ESP, X86::EFLAGS, 0 };
3849static const unsigned ImplicitList8[] = { X86::RSP, 0 };
3850static const unsigned ImplicitList9[] = { X86::RSP, X86::EFLAGS, 0 };
3851static const unsigned ImplicitList10[] = { X86::EAX, X86::EBX, X86::ECX, X86::EDX, 0 };
3852static const unsigned ImplicitList11[] = { X86::EFLAGS, X86::EAX, X86::EBX, X86::ECX, X86::EDX, 0 };
3853static const unsigned ImplicitList12[] = { X86::XMM0, 0 };
3854static const unsigned ImplicitList13[] = { X86::EAX, X86::ECX, X86::EDX, X86::FP0, X86::FP1, X86::FP2, X86::FP3, X86::FP4, X86::FP5, X86::FP6, X86::ST0, X86::MM0, X86::MM1, X86::MM2, X86::MM3, X86::MM4, X86::MM5, X86::MM6, X86::MM7, X86::XMM0, X86::XMM1, X86::XMM2, X86::XMM3, X86::XMM4, X86::XMM5, X86::XMM6, X86::XMM7, X86::XMM8, X86::XMM9, X86::XMM10, X86::XMM11, X86::XMM12, X86::XMM13, X86::XMM14, X86::XMM15, X86::EFLAGS, 0 };
3855static const unsigned ImplicitList14[] = { X86::RAX, X86::RCX, X86::RDX, X86::RSI, X86::RDI, X86::R8, X86::R9, X86::R10, X86::R11, X86::FP0, X86::FP1, X86::FP2, X86::FP3, X86::FP4, X86::FP5, X86::FP6, X86::ST0, X86::ST1, X86::MM0, X86::MM1, X86::MM2, X86::MM3, X86::MM4, X86::MM5, X86::MM6, X86::MM7, X86::XMM0, X86::XMM1, X86::XMM2, X86::XMM3, X86::XMM4, X86::XMM5, X86::XMM6, X86::XMM7, X86::XMM8, X86::XMM9, X86::XMM10, X86::XMM11, X86::XMM12, X86::XMM13, X86::XMM14, X86::XMM15, X86::EFLAGS, 0 };
3856static const unsigned ImplicitList15[] = { X86::EAX, X86::EDX, 0 };
3857static const unsigned ImplicitList16[] = { X86::RAX, X86::RBX, X86::RCX, X86::RDX, 0 };
3858static const unsigned ImplicitList17[] = { X86::RAX, X86::RDX, X86::EFLAGS, 0 };
3859static const unsigned ImplicitList18[] = { X86::EAX, X86::EDX, X86::EFLAGS, 0 };
3860static const unsigned ImplicitList19[] = { X86::RAX, X86::RDX, 0 };
3861static const unsigned ImplicitList20[] = { X86::AX, X86::DX, 0 };
3862static const unsigned ImplicitList21[] = { X86::AX, X86::DX, X86::EFLAGS, 0 };
3863static const unsigned ImplicitList22[] = { X86::AL, X86::EFLAGS, X86::AX, 0 };
3864static const unsigned ImplicitList23[] = { X86::DX, 0 };
3865static const unsigned ImplicitList24[] = { X86::CX, 0 };
3866static const unsigned ImplicitList25[] = { X86::ECX, 0 };
3867static const unsigned ImplicitList26[] = { X86::RCX, 0 };
3868static const unsigned ImplicitList27[] = { X86::AH, 0 };
3869static const unsigned ImplicitList28[] = { X86::AX, X86::EFLAGS, 0 };
3870static const unsigned ImplicitList29[] = { X86::EAX, X86::EFLAGS, 0 };
3871static const unsigned ImplicitList30[] = { X86::RAX, X86::EFLAGS, 0 };
3872static const unsigned ImplicitList31[] = { X86::AL, X86::EFLAGS, 0 };
3873static const unsigned ImplicitList32[] = { X86::EBP, X86::ESP, 0 };
3874static const unsigned ImplicitList33[] = { X86::RBP, X86::RSP, 0 };
3875static const unsigned ImplicitList34[] = { X86::EDI, 0 };
3876static const unsigned ImplicitList35[] = { X86::RDI, 0 };
3877static const unsigned ImplicitList36[] = { X86::EAX, X86::ECX, X86::EDX, 0 };
3878static const unsigned ImplicitList37[] = { X86::RAX, X86::RSI, 0 };
3879static const unsigned ImplicitList38[] = { X86::RAX, X86::RDX, X86::RSI, 0 };
3880static const unsigned ImplicitList39[] = { X86::EDI, X86::ESI, X86::EFLAGS, 0 };
3881static const unsigned ImplicitList40[] = { X86::EDI, X86::ESI, 0 };
3882static const unsigned ImplicitList41[] = { X86::ECX, X86::EAX, 0 };
3883static const unsigned ImplicitList42[] = { X86::DX, X86::AX, 0 };
3884static const unsigned ImplicitList43[] = { X86::DX, X86::EAX, 0 };
3885static const unsigned ImplicitList44[] = { X86::DX, X86::AL, 0 };
3886static const unsigned ImplicitList45[] = { X86::ECX, X86::EFLAGS, 0 };
3887static const unsigned ImplicitList46[] = { X86::XMM0, X86::EFLAGS, 0 };
3888static const unsigned ImplicitList47[] = { X86::EDI, X86::ESI, X86::EBP, X86::EBX, X86::EDX, X86::ECX, X86::EAX, X86::ESP, 0 };
3889static const unsigned ImplicitList48[] = { X86::CL, 0 };
3890static const unsigned ImplicitList49[] = { X86::RAX, X86::RCX, X86::RDX, 0 };
3891static const unsigned ImplicitList50[] = { X86::ECX, X86::EDI, X86::ESI, 0 };
3892static const unsigned ImplicitList51[] = { X86::RCX, X86::RDI, X86::RSI, 0 };
3893static const unsigned ImplicitList52[] = { X86::AL, X86::ECX, X86::EDI, 0 };
3894static const unsigned ImplicitList53[] = { X86::ECX, X86::EDI, 0 };
3895static const unsigned ImplicitList54[] = { X86::EAX, X86::ECX, X86::EDI, 0 };
3896static const unsigned ImplicitList55[] = { X86::RAX, X86::RCX, X86::RDI, 0 };
3897static const unsigned ImplicitList56[] = { X86::RCX, X86::RDI, 0 };
3898static const unsigned ImplicitList57[] = { X86::AX, X86::ECX, X86::EDI, 0 };
3899static const unsigned ImplicitList58[] = { X86::ESP, X86::EAX, 0 };
3900static const unsigned ImplicitList59[] = { X86::EAX, X86::ESP, X86::EFLAGS, 0 };
3901static const unsigned ImplicitList60[] = { X86::RSP, X86::RAX, 0 };
3902static const unsigned ImplicitList61[] = { X86::RAX, X86::RSP, X86::EFLAGS, 0 };
3903static const unsigned ImplicitList62[] = { X86::AL, X86::EDI, X86::EFLAGS, 0 };
3904static const unsigned ImplicitList63[] = { X86::EAX, X86::EDI, X86::EFLAGS, 0 };
3905static const unsigned ImplicitList64[] = { X86::RAX, X86::RCX, X86::RDI, X86::EFLAGS, 0 };
3906static const unsigned ImplicitList65[] = { X86::AX, X86::EDI, X86::EFLAGS, 0 };
3907static const unsigned ImplicitList66[] = { X86::RAX, X86::RCX, X86::RDX, X86::R8, X86::R9, X86::R10, X86::R11, X86::FP0, X86::FP1, X86::FP2, X86::FP3, X86::FP4, X86::FP5, X86::FP6, X86::ST0, X86::ST1, X86::MM0, X86::MM1, X86::MM2, X86::MM3, X86::MM4, X86::MM5, X86::MM6, X86::MM7, X86::XMM0, X86::XMM1, X86::XMM2, X86::XMM3, X86::XMM4, X86::XMM5, X86::EFLAGS, 0 };
3908static const unsigned ImplicitList67[] = { X86::EAX, X86::ECX, X86::EFLAGS, 0 };
3909static const unsigned ImplicitList68[] = { X86::RSP, X86::RDI, 0 };
3910static const unsigned ImplicitList69[] = { X86::ST0, 0 };
3911static const unsigned ImplicitList70[] = { X86::YMM0, X86::YMM1, X86::YMM2, X86::YMM3, X86::YMM4, X86::YMM5, X86::YMM6, X86::YMM7, X86::YMM8, X86::YMM9, X86::YMM10, X86::YMM11, X86::YMM12, X86::YMM13, X86::YMM14, X86::YMM15, 0 };
3912static const unsigned ImplicitList71[] = { X86::RAX, X86::R10, X86::R11, X86::RSP, X86::EFLAGS, 0 };
3913static const unsigned ImplicitList72[] = { X86::RBX, X86::RDX, X86::RSI, X86::RDI, 0 };
3914static const unsigned ImplicitList73[] = { X86::RSI, X86::RDI, 0 };
3915static const unsigned ImplicitList74[] = { X86::RDX, X86::RAX, 0 };
3916static const unsigned ImplicitList75[] = { X86::RDX, X86::RAX, X86::RCX, 0 };
3917static const unsigned ImplicitList76[] = { X86::RAX, X86::RSI, X86::RDI, 0 };
3918static const unsigned ImplicitList77[] = { X86::RDX, X86::RDI, 0 };
3919static const unsigned ImplicitList78[] = { X86::RAX, X86::RDI, 0 };
3920
3921static const MCOperandInfo OperandInfo2[] = { { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
3922static const MCOperandInfo OperandInfo3[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
3923static const MCOperandInfo OperandInfo4[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
3924static const MCOperandInfo OperandInfo5[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
3925static const MCOperandInfo OperandInfo6[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
3926static const MCOperandInfo OperandInfo7[] = { { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
3927static const MCOperandInfo OperandInfo8[] = { { X86::RFP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3928static const MCOperandInfo OperandInfo9[] = { { X86::RFP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3929static const MCOperandInfo OperandInfo10[] = { { X86::RFP80RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP80RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3930static const MCOperandInfo OperandInfo11[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
3931static const MCOperandInfo OperandInfo12[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
3932static const MCOperandInfo OperandInfo13[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
3933static const MCOperandInfo OperandInfo14[] = { { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
3934static const MCOperandInfo OperandInfo15[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
3935static const MCOperandInfo OperandInfo16[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3936static const MCOperandInfo OperandInfo17[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
3937static const MCOperandInfo OperandInfo18[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
3938static const MCOperandInfo OperandInfo19[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3939static const MCOperandInfo OperandInfo20[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3940static const MCOperandInfo OperandInfo21[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
3941static const MCOperandInfo OperandInfo22[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
3942static const MCOperandInfo OperandInfo23[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3943static const MCOperandInfo OperandInfo24[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3944static const MCOperandInfo OperandInfo25[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
3945static const MCOperandInfo OperandInfo26[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
3946static const MCOperandInfo OperandInfo27[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3947static const MCOperandInfo OperandInfo28[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3948static const MCOperandInfo OperandInfo29[] = { { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR8RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
3949static const MCOperandInfo OperandInfo30[] = { { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR8RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
3950static const MCOperandInfo OperandInfo31[] = { { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR8RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3951static const MCOperandInfo OperandInfo32[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
3952static const MCOperandInfo OperandInfo33[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3953static const MCOperandInfo OperandInfo34[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
3954static const MCOperandInfo OperandInfo35[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3955static const MCOperandInfo OperandInfo36[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
3956static const MCOperandInfo OperandInfo37[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3957static const MCOperandInfo OperandInfo38[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
3958static const MCOperandInfo OperandInfo39[] = { { X86::RSTRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3959static const MCOperandInfo OperandInfo40[] = { { X86::RFP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3960static const MCOperandInfo OperandInfo41[] = { { X86::RFP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
3961static const MCOperandInfo OperandInfo42[] = { { X86::RFP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3962static const MCOperandInfo OperandInfo43[] = { { X86::RFP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
3963static const MCOperandInfo OperandInfo44[] = { { X86::RFP80RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP80RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP80RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3964static const MCOperandInfo OperandInfo45[] = { { X86::RFP80RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP80RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
3965static const MCOperandInfo OperandInfo46[] = { { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
3966static const MCOperandInfo OperandInfo47[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
3967static const MCOperandInfo OperandInfo48[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3968static const MCOperandInfo OperandInfo49[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
3969static const MCOperandInfo OperandInfo50[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
3970static const MCOperandInfo OperandInfo51[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
3971static const MCOperandInfo OperandInfo52[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3972static const MCOperandInfo OperandInfo53[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
3973static const MCOperandInfo OperandInfo54[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3974static const MCOperandInfo OperandInfo55[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3975static const MCOperandInfo OperandInfo56[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, ((1 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, };
3976static const MCOperandInfo OperandInfo57[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR16RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, };
3977static const MCOperandInfo OperandInfo58[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, };
3978static const MCOperandInfo OperandInfo59[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, };
3979static const MCOperandInfo OperandInfo60[] = { { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR8RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, };
3980static const MCOperandInfo OperandInfo61[] = { { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3981static const MCOperandInfo OperandInfo62[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3982static const MCOperandInfo OperandInfo63[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
3983static const MCOperandInfo OperandInfo64[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
3984static const MCOperandInfo OperandInfo65[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3985static const MCOperandInfo OperandInfo66[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3986static const MCOperandInfo OperandInfo67[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, };
3987static const MCOperandInfo OperandInfo68[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, };
3988static const MCOperandInfo OperandInfo69[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
3989static const MCOperandInfo OperandInfo70[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
3990static const MCOperandInfo OperandInfo71[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
3991static const MCOperandInfo OperandInfo72[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3992static const MCOperandInfo OperandInfo73[] = { { -1, 0, 0, MCOI::OPERAND_PCREL }, };
3993static const MCOperandInfo OperandInfo74[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3994static const MCOperandInfo OperandInfo75[] = { { X86::RFP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::RFP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3995static const MCOperandInfo OperandInfo76[] = { { X86::RFP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::RFP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3996static const MCOperandInfo OperandInfo77[] = { { X86::RFP80RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP80RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::RFP80RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
3997static const MCOperandInfo OperandInfo78[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
3998static const MCOperandInfo OperandInfo79[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
3999static const MCOperandInfo OperandInfo80[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4000static const MCOperandInfo OperandInfo81[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4001static const MCOperandInfo OperandInfo82[] = { { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4002static const MCOperandInfo OperandInfo83[] = { { X86::RFP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4003static const MCOperandInfo OperandInfo84[] = { { X86::RFP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4004static const MCOperandInfo OperandInfo85[] = { { X86::RFP80RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP80RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::RFP80RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4005static const MCOperandInfo OperandInfo86[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4006static const MCOperandInfo OperandInfo87[] = { { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4007static const MCOperandInfo OperandInfo88[] = { { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4008static const MCOperandInfo OperandInfo89[] = { { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4009static const MCOperandInfo OperandInfo90[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4010static const MCOperandInfo OperandInfo91[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4011static const MCOperandInfo OperandInfo92[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4012static const MCOperandInfo OperandInfo93[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4013static const MCOperandInfo OperandInfo94[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4014static const MCOperandInfo OperandInfo95[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4015static const MCOperandInfo OperandInfo96[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4016static const MCOperandInfo OperandInfo97[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4017static const MCOperandInfo OperandInfo98[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4018static const MCOperandInfo OperandInfo99[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
4019static const MCOperandInfo OperandInfo100[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4020static const MCOperandInfo OperandInfo101[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
4021static const MCOperandInfo OperandInfo102[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4022static const MCOperandInfo OperandInfo103[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4023static const MCOperandInfo OperandInfo104[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4024static const MCOperandInfo OperandInfo105[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4025static const MCOperandInfo OperandInfo106[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4026static const MCOperandInfo OperandInfo107[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4027static const MCOperandInfo OperandInfo108[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4028static const MCOperandInfo OperandInfo109[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4029static const MCOperandInfo OperandInfo110[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4030static const MCOperandInfo OperandInfo111[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, };
4031static const MCOperandInfo OperandInfo112[] = { { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR8RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, };
4032static const MCOperandInfo OperandInfo113[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4033static const MCOperandInfo OperandInfo114[] = { { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4034static const MCOperandInfo OperandInfo115[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4035static const MCOperandInfo OperandInfo116[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4036static const MCOperandInfo OperandInfo117[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::RFP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4037static const MCOperandInfo OperandInfo118[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::RFP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4038static const MCOperandInfo OperandInfo119[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::RFP80RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4039static const MCOperandInfo OperandInfo120[] = { { X86::RFP80RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4040static const MCOperandInfo OperandInfo121[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4041static const MCOperandInfo OperandInfo122[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4042static const MCOperandInfo OperandInfo123[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4043static const MCOperandInfo OperandInfo124[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4044static const MCOperandInfo OperandInfo125[] = { { X86::RFP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
4045static const MCOperandInfo OperandInfo126[] = { { X86::RFP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
4046static const MCOperandInfo OperandInfo127[] = { { X86::RFP80RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
4047static const MCOperandInfo OperandInfo128[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4048static const MCOperandInfo OperandInfo129[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4049static const MCOperandInfo OperandInfo130[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4050static const MCOperandInfo OperandInfo131[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4051static const MCOperandInfo OperandInfo132[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4052static const MCOperandInfo OperandInfo133[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4053static const MCOperandInfo OperandInfo134[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4054static const MCOperandInfo OperandInfo135[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4055static const MCOperandInfo OperandInfo136[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4056static const MCOperandInfo OperandInfo137[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
4057static const MCOperandInfo OperandInfo138[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4058static const MCOperandInfo OperandInfo139[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4059static const MCOperandInfo OperandInfo140[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4060static const MCOperandInfo OperandInfo141[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4061static const MCOperandInfo OperandInfo142[] = { { X86::RFP32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4062static const MCOperandInfo OperandInfo143[] = { { X86::RFP64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4063static const MCOperandInfo OperandInfo144[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { X86::GR32_NOSPRegClassID, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_UNKNOWN }, };
4064static const MCOperandInfo OperandInfo145[] = { { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
4065static const MCOperandInfo OperandInfo146[] = { { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4066static const MCOperandInfo OperandInfo147[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4067static const MCOperandInfo OperandInfo148[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4068static const MCOperandInfo OperandInfo149[] = { { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4069static const MCOperandInfo OperandInfo150[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4070static const MCOperandInfo OperandInfo151[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4071static const MCOperandInfo OperandInfo152[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4072static const MCOperandInfo OperandInfo153[] = { { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4073static const MCOperandInfo OperandInfo154[] = { { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4074static const MCOperandInfo OperandInfo155[] = { { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4075static const MCOperandInfo OperandInfo156[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4076static const MCOperandInfo OperandInfo157[] = { { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
4077static const MCOperandInfo OperandInfo158[] = { { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4078static const MCOperandInfo OperandInfo159[] = { { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4079static const MCOperandInfo OperandInfo160[] = { { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4080static const MCOperandInfo OperandInfo161[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4081static const MCOperandInfo OperandInfo162[] = { { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4082static const MCOperandInfo OperandInfo163[] = { { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4083static const MCOperandInfo OperandInfo164[] = { { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4084static const MCOperandInfo OperandInfo165[] = { { X86::VR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4085static const MCOperandInfo OperandInfo166[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4086static const MCOperandInfo OperandInfo167[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::SEGMENT_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4087static const MCOperandInfo OperandInfo168[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::SEGMENT_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4088static const MCOperandInfo OperandInfo169[] = { { X86::SEGMENT_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
4089static const MCOperandInfo OperandInfo170[] = { { X86::SEGMENT_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4090static const MCOperandInfo OperandInfo171[] = { { X86::CONTROL_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4091static const MCOperandInfo OperandInfo172[] = { { X86::DEBUG_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4092static const MCOperandInfo OperandInfo173[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::CONTROL_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4093static const MCOperandInfo OperandInfo174[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::DEBUG_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4094static const MCOperandInfo OperandInfo175[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::SEGMENT_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4095static const MCOperandInfo OperandInfo176[] = { { X86::SEGMENT_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4096static const MCOperandInfo OperandInfo177[] = { { X86::CONTROL_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4097static const MCOperandInfo OperandInfo178[] = { { X86::DEBUG_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4098static const MCOperandInfo OperandInfo179[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::CONTROL_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4099static const MCOperandInfo OperandInfo180[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::DEBUG_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4100static const MCOperandInfo OperandInfo181[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::SEGMENT_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4101static const MCOperandInfo OperandInfo182[] = { { X86::SEGMENT_REGRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4102static const MCOperandInfo OperandInfo183[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4103static const MCOperandInfo OperandInfo184[] = { { X86::GR64_NOREXRegClassID, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR64_NOREX_NOSPRegClassID, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR8_NOREXRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4104static const MCOperandInfo OperandInfo185[] = { { X86::GR8_NOREXRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64_NOREXRegClassID, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR64_NOREX_NOSPRegClassID, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
4105static const MCOperandInfo OperandInfo186[] = { { X86::GR8_NOREXRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR8_NOREXRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4106static const MCOperandInfo OperandInfo187[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4107static const MCOperandInfo OperandInfo188[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4108static const MCOperandInfo OperandInfo189[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4109static const MCOperandInfo OperandInfo190[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4110static const MCOperandInfo OperandInfo191[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4111static const MCOperandInfo OperandInfo192[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4112static const MCOperandInfo OperandInfo193[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4113static const MCOperandInfo OperandInfo194[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4114static const MCOperandInfo OperandInfo195[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4115static const MCOperandInfo OperandInfo196[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4116static const MCOperandInfo OperandInfo197[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4117static const MCOperandInfo OperandInfo198[] = { { X86::GR32_NOREXRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64_NOREXRegClassID, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR64_NOREX_NOSPRegClassID, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
4118static const MCOperandInfo OperandInfo199[] = { { X86::GR32_NOREXRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR8_NOREXRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4119static const MCOperandInfo OperandInfo200[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4120static const MCOperandInfo OperandInfo201[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4121static const MCOperandInfo OperandInfo202[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4122static const MCOperandInfo OperandInfo203[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4123static const MCOperandInfo OperandInfo204[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4124static const MCOperandInfo OperandInfo205[] = { { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR16RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4125static const MCOperandInfo OperandInfo206[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4126static const MCOperandInfo OperandInfo207[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4127static const MCOperandInfo OperandInfo208[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4128static const MCOperandInfo OperandInfo209[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, ((0 << 16) | (1 << MCOI::TIED_TO)), MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4129static const MCOperandInfo OperandInfo210[] = { { X86::GR32_TCRegClassID, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR32_TCRegClassID, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
4130static const MCOperandInfo OperandInfo211[] = { { 2, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 2, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
4131static const MCOperandInfo OperandInfo212[] = { { X86::GR32_TCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4132static const MCOperandInfo OperandInfo213[] = { { 2, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, };
4133static const MCOperandInfo OperandInfo214[] = { { -1, 0, 0, MCOI::OPERAND_PCREL }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4134static const MCOperandInfo OperandInfo215[] = { { X86::GR32_TCRegClassID, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::GR32_TCRegClassID, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4135static const MCOperandInfo OperandInfo216[] = { { 2, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 2, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4136static const MCOperandInfo OperandInfo217[] = { { X86::GR32_TCRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4137static const MCOperandInfo OperandInfo218[] = { { 2, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_UNKNOWN }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4138static const MCOperandInfo OperandInfo219[] = { { X86::GR8_NOREXRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4139static const MCOperandInfo OperandInfo220[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4140static const MCOperandInfo OperandInfo221[] = { { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
4141static const MCOperandInfo OperandInfo222[] = { { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4142static const MCOperandInfo OperandInfo223[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
4143static const MCOperandInfo OperandInfo224[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4144static const MCOperandInfo OperandInfo225[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
4145static const MCOperandInfo OperandInfo226[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4146static const MCOperandInfo OperandInfo227[] = { { X86::GR8RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4147static const MCOperandInfo OperandInfo228[] = { { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4148static const MCOperandInfo OperandInfo229[] = { { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4149static const MCOperandInfo OperandInfo230[] = { { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4150static const MCOperandInfo OperandInfo231[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4151static const MCOperandInfo OperandInfo232[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4152static const MCOperandInfo OperandInfo233[] = { { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
4153static const MCOperandInfo OperandInfo234[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4154static const MCOperandInfo OperandInfo235[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4155static const MCOperandInfo OperandInfo236[] = { { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4156static const MCOperandInfo OperandInfo237[] = { { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4157static const MCOperandInfo OperandInfo238[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4158static const MCOperandInfo OperandInfo239[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4159static const MCOperandInfo OperandInfo240[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4160static const MCOperandInfo OperandInfo241[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
4161static const MCOperandInfo OperandInfo242[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4162static const MCOperandInfo OperandInfo243[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4163static const MCOperandInfo OperandInfo244[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4164static const MCOperandInfo OperandInfo245[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4165static const MCOperandInfo OperandInfo246[] = { { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4166static const MCOperandInfo OperandInfo247[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, };
4167static const MCOperandInfo OperandInfo248[] = { { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4168static const MCOperandInfo OperandInfo249[] = { { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4169static const MCOperandInfo OperandInfo250[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4170static const MCOperandInfo OperandInfo251[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4171static const MCOperandInfo OperandInfo252[] = { { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4172static const MCOperandInfo OperandInfo253[] = { { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4173static const MCOperandInfo OperandInfo254[] = { { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4174static const MCOperandInfo OperandInfo255[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4175static const MCOperandInfo OperandInfo256[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::FR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4176static const MCOperandInfo OperandInfo257[] = { { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4177static const MCOperandInfo OperandInfo258[] = { { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR256RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4178static const MCOperandInfo OperandInfo259[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR32RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4179static const MCOperandInfo OperandInfo260[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { X86::GR64RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { -1, 0, 0, MCOI::OPERAND_IMMEDIATE }, };
4180static const MCOperandInfo OperandInfo261[] = { { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, { 0, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { 1, 0|(1<<MCOI::LookupPtrRegClass), 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { -1, 0, 0, MCOI::OPERAND_MEMORY }, { X86::VR128RegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4181static const MCOperandInfo OperandInfo262[] = { { X86::GR32_NOAXRegClassID, 0, 0, MCOI::OPERAND_REGISTER }, };
4182
4183MCInstrDesc X86Insts[] = {
4184  { 0,	0,	0,	0,	0,	"PHI", 0|(1<<MCID::Pseudo)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #0 = PHI
4185  { 1,	0,	0,	0,	0,	"INLINEASM", 0|(1<<MCID::Pseudo)|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #1 = INLINEASM
4186  { 2,	1,	0,	0,	0,	"PROLOG_LABEL", 0|(1<<MCID::Pseudo)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #2 = PROLOG_LABEL
4187  { 3,	1,	0,	0,	0,	"EH_LABEL", 0|(1<<MCID::Pseudo)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #3 = EH_LABEL
4188  { 4,	1,	0,	0,	0,	"GC_LABEL", 0|(1<<MCID::Pseudo)|(1<<MCID::NotDuplicable)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo2 },  // Inst #4 = GC_LABEL
4189  { 5,	0,	0,	0,	0,	"KILL", 0|(1<<MCID::Pseudo)|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #5 = KILL
4190  { 6,	3,	1,	0,	0,	"EXTRACT_SUBREG", 0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo3 },  // Inst #6 = EXTRACT_SUBREG
4191  { 7,	4,	1,	0,	0,	"INSERT_SUBREG", 0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo4 },  // Inst #7 = INSERT_SUBREG
4192  { 8,	1,	1,	0,	0,	"IMPLICIT_DEF", 0|(1<<MCID::Pseudo)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #8 = IMPLICIT_DEF
4193  { 9,	4,	1,	0,	0,	"SUBREG_TO_REG", 0|(1<<MCID::Pseudo), 0x0ULL, NULL, NULL, OperandInfo6 },  // Inst #9 = SUBREG_TO_REG
4194  { 10,	3,	1,	0,	0,	"COPY_TO_REGCLASS", 0|(1<<MCID::Pseudo)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo3 },  // Inst #10 = COPY_TO_REGCLASS
4195  { 11,	0,	0,	0,	0,	"DBG_VALUE", 0|(1<<MCID::Pseudo)|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, 0 },  // Inst #11 = DBG_VALUE
4196  { 12,	1,	1,	0,	0,	"REG_SEQUENCE", 0|(1<<MCID::Pseudo)|(1<<MCID::Variadic)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo5 },  // Inst #12 = REG_SEQUENCE
4197  { 13,	2,	1,	0,	0,	"COPY", 0|(1<<MCID::Pseudo)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo7 },  // Inst #13 = COPY
4198  { 14,	0,	0,	0,	0,	"AAA", 0|(1<<MCID::UnmodeledSideEffects), 0x6e000001ULL, NULL, NULL, 0 },  // Inst #14 = AAA
4199  { 15,	1,	0,	0,	0,	"AAD8i8", 0|(1<<MCID::UnmodeledSideEffects), 0x1aa004001ULL, NULL, NULL, OperandInfo2 },  // Inst #15 = AAD8i8
4200  { 16,	1,	0,	0,	0,	"AAM8i8", 0|(1<<MCID::UnmodeledSideEffects), 0x1a8004001ULL, NULL, NULL, OperandInfo2 },  // Inst #16 = AAM8i8
4201  { 17,	0,	0,	0,	0,	"AAS", 0|(1<<MCID::UnmodeledSideEffects), 0x7e000001ULL, NULL, NULL, 0 },  // Inst #17 = AAS
4202  { 18,	0,	0,	0,	0,	"ABS_F", 0|(1<<MCID::UnmodeledSideEffects), 0x1c2000401ULL, NULL, NULL, 0 },  // Inst #18 = ABS_F
4203  { 19,	2,	1,	0,	0,	"ABS_Fp32", 0, 0x60000ULL, NULL, NULL, OperandInfo8 },  // Inst #19 = ABS_Fp32
4204  { 20,	2,	1,	0,	0,	"ABS_Fp64", 0, 0x60000ULL, NULL, NULL, OperandInfo9 },  // Inst #20 = ABS_Fp64
4205  { 21,	2,	1,	0,	0,	"ABS_Fp80", 0, 0x60000ULL, NULL, NULL, OperandInfo10 },  // Inst #21 = ABS_Fp80
4206  { 22,	6,	1,	0,	0,	"ACQUIRE_MOV16rm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo11 },  // Inst #22 = ACQUIRE_MOV16rm
4207  { 23,	6,	1,	0,	0,	"ACQUIRE_MOV32rm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo12 },  // Inst #23 = ACQUIRE_MOV32rm
4208  { 24,	6,	1,	0,	0,	"ACQUIRE_MOV64rm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo13 },  // Inst #24 = ACQUIRE_MOV64rm
4209  { 25,	6,	1,	0,	0,	"ACQUIRE_MOV8rm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo14 },  // Inst #25 = ACQUIRE_MOV8rm
4210  { 26,	1,	0,	0,	0,	"ADC16i16", 0|(1<<MCID::UnmodeledSideEffects), 0x2a00c041ULL, ImplicitList1, ImplicitList1, OperandInfo2 },  // Inst #26 = ADC16i16
4211  { 27,	6,	0,	0,	0,	"ADC16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10200c05aULL, ImplicitList1, ImplicitList1, OperandInfo15 },  // Inst #27 = ADC16mi
4212  { 28,	6,	0,	0,	0,	"ADC16mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10600405aULL, ImplicitList1, ImplicitList1, OperandInfo15 },  // Inst #28 = ADC16mi8
4213  { 29,	6,	0,	0,	0,	"ADC16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x22000044ULL, ImplicitList1, ImplicitList1, OperandInfo16 },  // Inst #29 = ADC16mr
4214  { 30,	3,	1,	0,	0,	"ADC16ri", 0, 0x10200c052ULL, ImplicitList1, ImplicitList1, OperandInfo17 },  // Inst #30 = ADC16ri
4215  { 31,	3,	1,	0,	0,	"ADC16ri8", 0, 0x106004052ULL, ImplicitList1, ImplicitList1, OperandInfo17 },  // Inst #31 = ADC16ri8
4216  { 32,	7,	1,	0,	0,	"ADC16rm", 0|(1<<MCID::MayLoad), 0x26000046ULL, ImplicitList1, ImplicitList1, OperandInfo18 },  // Inst #32 = ADC16rm
4217  { 33,	3,	1,	0,	0,	"ADC16rr", 0|(1<<MCID::Commutable), 0x22000043ULL, ImplicitList1, ImplicitList1, OperandInfo19 },  // Inst #33 = ADC16rr
4218  { 34,	3,	1,	0,	0,	"ADC16rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x26000045ULL, ImplicitList1, ImplicitList1, OperandInfo19 },  // Inst #34 = ADC16rr_REV
4219  { 35,	1,	0,	0,	0,	"ADC32i32", 0|(1<<MCID::UnmodeledSideEffects), 0x2a014001ULL, ImplicitList1, ImplicitList1, OperandInfo2 },  // Inst #35 = ADC32i32
4220  { 36,	6,	0,	0,	0,	"ADC32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10201401aULL, ImplicitList1, ImplicitList1, OperandInfo15 },  // Inst #36 = ADC32mi
4221  { 37,	6,	0,	0,	0,	"ADC32mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10600401aULL, ImplicitList1, ImplicitList1, OperandInfo15 },  // Inst #37 = ADC32mi8
4222  { 38,	6,	0,	0,	0,	"ADC32mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x22000004ULL, ImplicitList1, ImplicitList1, OperandInfo20 },  // Inst #38 = ADC32mr
4223  { 39,	3,	1,	0,	0,	"ADC32ri", 0, 0x102014012ULL, ImplicitList1, ImplicitList1, OperandInfo21 },  // Inst #39 = ADC32ri
4224  { 40,	3,	1,	0,	0,	"ADC32ri8", 0, 0x106004012ULL, ImplicitList1, ImplicitList1, OperandInfo21 },  // Inst #40 = ADC32ri8
4225  { 41,	7,	1,	0,	0,	"ADC32rm", 0|(1<<MCID::MayLoad), 0x26000006ULL, ImplicitList1, ImplicitList1, OperandInfo22 },  // Inst #41 = ADC32rm
4226  { 42,	3,	1,	0,	0,	"ADC32rr", 0|(1<<MCID::Commutable), 0x22000003ULL, ImplicitList1, ImplicitList1, OperandInfo23 },  // Inst #42 = ADC32rr
4227  { 43,	3,	1,	0,	0,	"ADC32rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x26000005ULL, ImplicitList1, ImplicitList1, OperandInfo23 },  // Inst #43 = ADC32rr_REV
4228  { 44,	1,	0,	0,	0,	"ADC64i32", 0|(1<<MCID::UnmodeledSideEffects), 0x2a016001ULL, ImplicitList1, ImplicitList1, OperandInfo2 },  // Inst #44 = ADC64i32
4229  { 45,	6,	0,	0,	0,	"ADC64mi32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10201601aULL, ImplicitList1, ImplicitList1, OperandInfo15 },  // Inst #45 = ADC64mi32
4230  { 46,	6,	0,	0,	0,	"ADC64mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10600601aULL, ImplicitList1, ImplicitList1, OperandInfo15 },  // Inst #46 = ADC64mi8
4231  { 47,	6,	0,	0,	0,	"ADC64mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x22002004ULL, ImplicitList1, ImplicitList1, OperandInfo24 },  // Inst #47 = ADC64mr
4232  { 48,	3,	1,	0,	0,	"ADC64ri32", 0, 0x102016012ULL, ImplicitList1, ImplicitList1, OperandInfo25 },  // Inst #48 = ADC64ri32
4233  { 49,	3,	1,	0,	0,	"ADC64ri8", 0, 0x106006012ULL, ImplicitList1, ImplicitList1, OperandInfo25 },  // Inst #49 = ADC64ri8
4234  { 50,	7,	1,	0,	0,	"ADC64rm", 0|(1<<MCID::MayLoad), 0x26002006ULL, ImplicitList1, ImplicitList1, OperandInfo26 },  // Inst #50 = ADC64rm
4235  { 51,	3,	1,	0,	0,	"ADC64rr", 0|(1<<MCID::Commutable), 0x22002003ULL, ImplicitList1, ImplicitList1, OperandInfo27 },  // Inst #51 = ADC64rr
4236  { 52,	3,	1,	0,	0,	"ADC64rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x26002005ULL, ImplicitList1, ImplicitList1, OperandInfo27 },  // Inst #52 = ADC64rr_REV
4237  { 53,	1,	0,	0,	0,	"ADC8i8", 0|(1<<MCID::UnmodeledSideEffects), 0x28004001ULL, ImplicitList1, ImplicitList1, OperandInfo2 },  // Inst #53 = ADC8i8
4238  { 54,	6,	0,	0,	0,	"ADC8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10000401aULL, ImplicitList1, ImplicitList1, OperandInfo15 },  // Inst #54 = ADC8mi
4239  { 55,	6,	0,	0,	0,	"ADC8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x20000004ULL, ImplicitList1, ImplicitList1, OperandInfo28 },  // Inst #55 = ADC8mr
4240  { 56,	3,	1,	0,	0,	"ADC8ri", 0, 0x100004012ULL, ImplicitList1, ImplicitList1, OperandInfo29 },  // Inst #56 = ADC8ri
4241  { 57,	7,	1,	0,	0,	"ADC8rm", 0|(1<<MCID::MayLoad), 0x24000006ULL, ImplicitList1, ImplicitList1, OperandInfo30 },  // Inst #57 = ADC8rm
4242  { 58,	3,	1,	0,	0,	"ADC8rr", 0|(1<<MCID::Commutable), 0x20000003ULL, ImplicitList1, ImplicitList1, OperandInfo31 },  // Inst #58 = ADC8rr
4243  { 59,	3,	1,	0,	0,	"ADC8rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x24000005ULL, ImplicitList1, ImplicitList1, OperandInfo31 },  // Inst #59 = ADC8rr_REV
4244  { 60,	1,	0,	0,	0,	"ADD16i16", 0|(1<<MCID::UnmodeledSideEffects), 0xa00c041ULL, ImplicitList2, ImplicitList1, OperandInfo2 },  // Inst #60 = ADD16i16
4245  { 61,	6,	0,	0,	0,	"ADD16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10200c058ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #61 = ADD16mi
4246  { 62,	6,	0,	0,	0,	"ADD16mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x106004058ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #62 = ADD16mi8
4247  { 63,	6,	0,	0,	0,	"ADD16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x2000044ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #63 = ADD16mr
4248  { 64,	3,	1,	0,	0,	"ADD16ri", 0|(1<<MCID::ConvertibleTo3Addr), 0x10200c050ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #64 = ADD16ri
4249  { 65,	3,	1,	0,	0,	"ADD16ri8", 0|(1<<MCID::ConvertibleTo3Addr), 0x106004050ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #65 = ADD16ri8
4250  { 66,	3,	1,	0,	0,	"ADD16ri8_DB", 0|(1<<MCID::ConvertibleTo3Addr), 0x0ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #66 = ADD16ri8_DB
4251  { 67,	3,	1,	0,	0,	"ADD16ri_DB", 0|(1<<MCID::ConvertibleTo3Addr), 0x0ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #67 = ADD16ri_DB
4252  { 68,	7,	1,	0,	0,	"ADD16rm", 0|(1<<MCID::MayLoad), 0x6000046ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #68 = ADD16rm
4253  { 69,	3,	1,	0,	0,	"ADD16rr", 0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::Commutable), 0x2000043ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #69 = ADD16rr
4254  { 70,	3,	1,	0,	0,	"ADD16rr_DB", 0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::Commutable), 0x0ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #70 = ADD16rr_DB
4255  { 71,	3,	1,	0,	0,	"ADD16rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x6000045ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #71 = ADD16rr_REV
4256  { 72,	1,	0,	0,	0,	"ADD32i32", 0|(1<<MCID::UnmodeledSideEffects), 0xa014001ULL, ImplicitList3, ImplicitList1, OperandInfo2 },  // Inst #72 = ADD32i32
4257  { 73,	6,	0,	0,	0,	"ADD32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x102014018ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #73 = ADD32mi
4258  { 74,	6,	0,	0,	0,	"ADD32mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x106004018ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #74 = ADD32mi8
4259  { 75,	6,	0,	0,	0,	"ADD32mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x2000004ULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #75 = ADD32mr
4260  { 76,	3,	1,	0,	0,	"ADD32ri", 0|(1<<MCID::ConvertibleTo3Addr), 0x102014010ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #76 = ADD32ri
4261  { 77,	3,	1,	0,	0,	"ADD32ri8", 0|(1<<MCID::ConvertibleTo3Addr), 0x106004010ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #77 = ADD32ri8
4262  { 78,	3,	1,	0,	0,	"ADD32ri8_DB", 0|(1<<MCID::ConvertibleTo3Addr), 0x0ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #78 = ADD32ri8_DB
4263  { 79,	3,	1,	0,	0,	"ADD32ri_DB", 0|(1<<MCID::ConvertibleTo3Addr), 0x0ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #79 = ADD32ri_DB
4264  { 80,	7,	1,	0,	0,	"ADD32rm", 0|(1<<MCID::MayLoad), 0x6000006ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #80 = ADD32rm
4265  { 81,	3,	1,	0,	0,	"ADD32rr", 0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::Commutable), 0x2000003ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #81 = ADD32rr
4266  { 82,	3,	1,	0,	0,	"ADD32rr_DB", 0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::Commutable), 0x0ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #82 = ADD32rr_DB
4267  { 83,	3,	1,	0,	0,	"ADD32rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x6000005ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #83 = ADD32rr_REV
4268  { 84,	1,	0,	0,	0,	"ADD64i32", 0|(1<<MCID::UnmodeledSideEffects), 0xa016001ULL, ImplicitList4, ImplicitList1, OperandInfo2 },  // Inst #84 = ADD64i32
4269  { 85,	6,	0,	0,	0,	"ADD64mi32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x102016018ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #85 = ADD64mi32
4270  { 86,	6,	0,	0,	0,	"ADD64mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x106006018ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #86 = ADD64mi8
4271  { 87,	6,	0,	0,	0,	"ADD64mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x2002004ULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #87 = ADD64mr
4272  { 88,	3,	1,	0,	0,	"ADD64ri32", 0|(1<<MCID::ConvertibleTo3Addr), 0x102016010ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #88 = ADD64ri32
4273  { 89,	3,	1,	0,	0,	"ADD64ri32_DB", 0|(1<<MCID::ConvertibleTo3Addr), 0x0ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #89 = ADD64ri32_DB
4274  { 90,	3,	1,	0,	0,	"ADD64ri8", 0|(1<<MCID::ConvertibleTo3Addr), 0x106006010ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #90 = ADD64ri8
4275  { 91,	3,	1,	0,	0,	"ADD64ri8_DB", 0|(1<<MCID::ConvertibleTo3Addr), 0x0ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #91 = ADD64ri8_DB
4276  { 92,	7,	1,	0,	0,	"ADD64rm", 0|(1<<MCID::MayLoad), 0x6002006ULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #92 = ADD64rm
4277  { 93,	3,	1,	0,	0,	"ADD64rr", 0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::Commutable), 0x2002003ULL, NULL, ImplicitList1, OperandInfo27 },  // Inst #93 = ADD64rr
4278  { 94,	3,	1,	0,	0,	"ADD64rr_DB", 0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::Commutable), 0x0ULL, NULL, ImplicitList1, OperandInfo27 },  // Inst #94 = ADD64rr_DB
4279  { 95,	3,	1,	0,	0,	"ADD64rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x6002005ULL, NULL, ImplicitList1, OperandInfo27 },  // Inst #95 = ADD64rr_REV
4280  { 96,	1,	0,	0,	0,	"ADD8i8", 0|(1<<MCID::UnmodeledSideEffects), 0x8004001ULL, ImplicitList5, ImplicitList1, OperandInfo2 },  // Inst #96 = ADD8i8
4281  { 97,	6,	0,	0,	0,	"ADD8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x100004018ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #97 = ADD8mi
4282  { 98,	6,	0,	0,	0,	"ADD8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x4ULL, NULL, ImplicitList1, OperandInfo28 },  // Inst #98 = ADD8mr
4283  { 99,	3,	1,	0,	0,	"ADD8ri", 0|(1<<MCID::ConvertibleTo3Addr), 0x100004010ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #99 = ADD8ri
4284  { 100,	7,	1,	0,	0,	"ADD8rm", 0|(1<<MCID::MayLoad), 0x4000006ULL, NULL, ImplicitList1, OperandInfo30 },  // Inst #100 = ADD8rm
4285  { 101,	3,	1,	0,	0,	"ADD8rr", 0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::Commutable), 0x3ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #101 = ADD8rr
4286  { 102,	3,	1,	0,	0,	"ADD8rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x4000005ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #102 = ADD8rr_REV
4287  { 103,	7,	1,	0,	0,	"ADDPDrm", 0|(1<<MCID::MayLoad), 0xb1000146ULL, NULL, NULL, OperandInfo32 },  // Inst #103 = ADDPDrm
4288  { 104,	3,	1,	0,	0,	"ADDPDrr", 0|(1<<MCID::Commutable), 0xb1000145ULL, NULL, NULL, OperandInfo33 },  // Inst #104 = ADDPDrr
4289  { 105,	7,	1,	0,	0,	"ADDPSrm", 0|(1<<MCID::MayLoad), 0xb0800106ULL, NULL, NULL, OperandInfo32 },  // Inst #105 = ADDPSrm
4290  { 106,	3,	1,	0,	0,	"ADDPSrr", 0|(1<<MCID::Commutable), 0xb0800105ULL, NULL, NULL, OperandInfo33 },  // Inst #106 = ADDPSrr
4291  { 107,	7,	1,	0,	0,	"ADDSDrm", 0|(1<<MCID::MayLoad), 0xb0000b06ULL, NULL, NULL, OperandInfo34 },  // Inst #107 = ADDSDrm
4292  { 108,	7,	1,	0,	0,	"ADDSDrm_Int", 0|(1<<MCID::MayLoad), 0xb0000b06ULL, NULL, NULL, OperandInfo32 },  // Inst #108 = ADDSDrm_Int
4293  { 109,	3,	1,	0,	0,	"ADDSDrr", 0|(1<<MCID::Commutable), 0xb0000b05ULL, NULL, NULL, OperandInfo35 },  // Inst #109 = ADDSDrr
4294  { 110,	3,	1,	0,	0,	"ADDSDrr_Int", 0, 0xb0000b05ULL, NULL, NULL, OperandInfo33 },  // Inst #110 = ADDSDrr_Int
4295  { 111,	7,	1,	0,	0,	"ADDSSrm", 0|(1<<MCID::MayLoad), 0xb0000c06ULL, NULL, NULL, OperandInfo36 },  // Inst #111 = ADDSSrm
4296  { 112,	7,	1,	0,	0,	"ADDSSrm_Int", 0|(1<<MCID::MayLoad), 0xb0000c06ULL, NULL, NULL, OperandInfo32 },  // Inst #112 = ADDSSrm_Int
4297  { 113,	3,	1,	0,	0,	"ADDSSrr", 0|(1<<MCID::Commutable), 0xb0000c05ULL, NULL, NULL, OperandInfo37 },  // Inst #113 = ADDSSrr
4298  { 114,	3,	1,	0,	0,	"ADDSSrr_Int", 0, 0xb0000c05ULL, NULL, NULL, OperandInfo33 },  // Inst #114 = ADDSSrr_Int
4299  { 115,	7,	1,	0,	0,	"ADDSUBPDrm", 0|(1<<MCID::MayLoad), 0x1a1000146ULL, NULL, NULL, OperandInfo32 },  // Inst #115 = ADDSUBPDrm
4300  { 116,	3,	1,	0,	0,	"ADDSUBPDrr", 0, 0x1a1000145ULL, NULL, NULL, OperandInfo33 },  // Inst #116 = ADDSUBPDrr
4301  { 117,	7,	1,	0,	0,	"ADDSUBPSrm", 0|(1<<MCID::MayLoad), 0x1a1000b06ULL, NULL, NULL, OperandInfo32 },  // Inst #117 = ADDSUBPSrm
4302  { 118,	3,	1,	0,	0,	"ADDSUBPSrr", 0, 0x1a1000b05ULL, NULL, NULL, OperandInfo33 },  // Inst #118 = ADDSUBPSrr
4303  { 119,	5,	0,	0,	0,	"ADD_F32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b0000018ULL, NULL, NULL, OperandInfo38 },  // Inst #119 = ADD_F32m
4304  { 120,	5,	0,	0,	0,	"ADD_F64m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b8000018ULL, NULL, NULL, OperandInfo38 },  // Inst #120 = ADD_F64m
4305  { 121,	5,	0,	0,	0,	"ADD_FI16m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1bc000018ULL, NULL, NULL, OperandInfo38 },  // Inst #121 = ADD_FI16m
4306  { 122,	5,	0,	0,	0,	"ADD_FI32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b4000018ULL, NULL, NULL, OperandInfo38 },  // Inst #122 = ADD_FI32m
4307  { 123,	1,	0,	0,	0,	"ADD_FPrST0", 0|(1<<MCID::UnmodeledSideEffects), 0x180000902ULL, NULL, NULL, OperandInfo39 },  // Inst #123 = ADD_FPrST0
4308  { 124,	1,	0,	0,	0,	"ADD_FST0r", 0|(1<<MCID::UnmodeledSideEffects), 0x180000302ULL, NULL, NULL, OperandInfo39 },  // Inst #124 = ADD_FST0r
4309  { 125,	3,	1,	0,	0,	"ADD_Fp32", 0, 0x80000ULL, NULL, NULL, OperandInfo40 },  // Inst #125 = ADD_Fp32
4310  { 126,	7,	1,	0,	0,	"ADD_Fp32m", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #126 = ADD_Fp32m
4311  { 127,	3,	1,	0,	0,	"ADD_Fp64", 0, 0x80000ULL, NULL, NULL, OperandInfo42 },  // Inst #127 = ADD_Fp64
4312  { 128,	7,	1,	0,	0,	"ADD_Fp64m", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #128 = ADD_Fp64m
4313  { 129,	7,	1,	0,	0,	"ADD_Fp64m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #129 = ADD_Fp64m32
4314  { 130,	3,	1,	0,	0,	"ADD_Fp80", 0, 0x80000ULL, NULL, NULL, OperandInfo44 },  // Inst #130 = ADD_Fp80
4315  { 131,	7,	1,	0,	0,	"ADD_Fp80m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo45 },  // Inst #131 = ADD_Fp80m32
4316  { 132,	7,	1,	0,	0,	"ADD_Fp80m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo45 },  // Inst #132 = ADD_Fp80m64
4317  { 133,	7,	1,	0,	0,	"ADD_FpI16m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #133 = ADD_FpI16m32
4318  { 134,	7,	1,	0,	0,	"ADD_FpI16m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #134 = ADD_FpI16m64
4319  { 135,	7,	1,	0,	0,	"ADD_FpI16m80", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo45 },  // Inst #135 = ADD_FpI16m80
4320  { 136,	7,	1,	0,	0,	"ADD_FpI32m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #136 = ADD_FpI32m32
4321  { 137,	7,	1,	0,	0,	"ADD_FpI32m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #137 = ADD_FpI32m64
4322  { 138,	7,	1,	0,	0,	"ADD_FpI32m80", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo45 },  // Inst #138 = ADD_FpI32m80
4323  { 139,	1,	0,	0,	0,	"ADD_FrST0", 0|(1<<MCID::UnmodeledSideEffects), 0x180000702ULL, NULL, NULL, OperandInfo39 },  // Inst #139 = ADD_FrST0
4324  { 140,	1,	0,	0,	0,	"ADJCALLSTACKDOWN32", 0, 0x0ULL, ImplicitList6, ImplicitList7, OperandInfo2 },  // Inst #140 = ADJCALLSTACKDOWN32
4325  { 141,	1,	0,	0,	0,	"ADJCALLSTACKDOWN64", 0, 0x0ULL, ImplicitList8, ImplicitList9, OperandInfo2 },  // Inst #141 = ADJCALLSTACKDOWN64
4326  { 142,	2,	0,	0,	0,	"ADJCALLSTACKUP32", 0, 0x0ULL, ImplicitList6, ImplicitList7, OperandInfo46 },  // Inst #142 = ADJCALLSTACKUP32
4327  { 143,	2,	0,	0,	0,	"ADJCALLSTACKUP64", 0, 0x0ULL, ImplicitList8, ImplicitList9, OperandInfo46 },  // Inst #143 = ADJCALLSTACKUP64
4328  { 144,	7,	1,	0,	0,	"AESDECLASTrm", 0|(1<<MCID::MayLoad), 0x1bf800d46ULL, NULL, NULL, OperandInfo32 },  // Inst #144 = AESDECLASTrm
4329  { 145,	3,	1,	0,	0,	"AESDECLASTrr", 0, 0x1bf800d45ULL, NULL, NULL, OperandInfo33 },  // Inst #145 = AESDECLASTrr
4330  { 146,	7,	1,	0,	0,	"AESDECrm", 0|(1<<MCID::MayLoad), 0x1bd800d46ULL, NULL, NULL, OperandInfo32 },  // Inst #146 = AESDECrm
4331  { 147,	3,	1,	0,	0,	"AESDECrr", 0, 0x1bd800d45ULL, NULL, NULL, OperandInfo33 },  // Inst #147 = AESDECrr
4332  { 148,	7,	1,	0,	0,	"AESENCLASTrm", 0|(1<<MCID::MayLoad), 0x1bb800d46ULL, NULL, NULL, OperandInfo32 },  // Inst #148 = AESENCLASTrm
4333  { 149,	3,	1,	0,	0,	"AESENCLASTrr", 0, 0x1bb800d45ULL, NULL, NULL, OperandInfo33 },  // Inst #149 = AESENCLASTrr
4334  { 150,	7,	1,	0,	0,	"AESENCrm", 0|(1<<MCID::MayLoad), 0x1b9800d46ULL, NULL, NULL, OperandInfo32 },  // Inst #150 = AESENCrm
4335  { 151,	3,	1,	0,	0,	"AESENCrr", 0, 0x1b9800d45ULL, NULL, NULL, OperandInfo33 },  // Inst #151 = AESENCrr
4336  { 152,	6,	1,	0,	0,	"AESIMCrm", 0|(1<<MCID::MayLoad), 0x1b7800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #152 = AESIMCrm
4337  { 153,	2,	1,	0,	0,	"AESIMCrr", 0, 0x1b7800d45ULL, NULL, NULL, OperandInfo48 },  // Inst #153 = AESIMCrr
4338  { 154,	7,	1,	0,	0,	"AESKEYGENASSIST128rm", 0|(1<<MCID::MayLoad), 0x1bf804e46ULL, NULL, NULL, OperandInfo49 },  // Inst #154 = AESKEYGENASSIST128rm
4339  { 155,	3,	1,	0,	0,	"AESKEYGENASSIST128rr", 0, 0x1bf804e45ULL, NULL, NULL, OperandInfo50 },  // Inst #155 = AESKEYGENASSIST128rr
4340  { 156,	1,	0,	0,	0,	"AND16i16", 0|(1<<MCID::UnmodeledSideEffects), 0x4a00c041ULL, ImplicitList2, ImplicitList1, OperandInfo2 },  // Inst #156 = AND16i16
4341  { 157,	6,	0,	0,	0,	"AND16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10200c05cULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #157 = AND16mi
4342  { 158,	6,	0,	0,	0,	"AND16mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10600405cULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #158 = AND16mi8
4343  { 159,	6,	0,	0,	0,	"AND16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x42000044ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #159 = AND16mr
4344  { 160,	3,	1,	0,	0,	"AND16ri", 0, 0x10200c054ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #160 = AND16ri
4345  { 161,	3,	1,	0,	0,	"AND16ri8", 0, 0x106004054ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #161 = AND16ri8
4346  { 162,	7,	1,	0,	0,	"AND16rm", 0|(1<<MCID::MayLoad), 0x46000046ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #162 = AND16rm
4347  { 163,	3,	1,	0,	0,	"AND16rr", 0|(1<<MCID::Commutable), 0x42000043ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #163 = AND16rr
4348  { 164,	3,	1,	0,	0,	"AND16rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x46000045ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #164 = AND16rr_REV
4349  { 165,	1,	0,	0,	0,	"AND32i32", 0|(1<<MCID::UnmodeledSideEffects), 0x4a014001ULL, ImplicitList3, ImplicitList1, OperandInfo2 },  // Inst #165 = AND32i32
4350  { 166,	6,	0,	0,	0,	"AND32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10201401cULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #166 = AND32mi
4351  { 167,	6,	0,	0,	0,	"AND32mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10600401cULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #167 = AND32mi8
4352  { 168,	6,	0,	0,	0,	"AND32mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x42000004ULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #168 = AND32mr
4353  { 169,	3,	1,	0,	0,	"AND32ri", 0, 0x102014014ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #169 = AND32ri
4354  { 170,	3,	1,	0,	0,	"AND32ri8", 0, 0x106004014ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #170 = AND32ri8
4355  { 171,	7,	1,	0,	0,	"AND32rm", 0|(1<<MCID::MayLoad), 0x46000006ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #171 = AND32rm
4356  { 172,	3,	1,	0,	0,	"AND32rr", 0|(1<<MCID::Commutable), 0x42000003ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #172 = AND32rr
4357  { 173,	3,	1,	0,	0,	"AND32rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x46000005ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #173 = AND32rr_REV
4358  { 174,	1,	0,	0,	0,	"AND64i32", 0|(1<<MCID::UnmodeledSideEffects), 0x4a016001ULL, ImplicitList4, ImplicitList1, OperandInfo2 },  // Inst #174 = AND64i32
4359  { 175,	6,	0,	0,	0,	"AND64mi32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10201601cULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #175 = AND64mi32
4360  { 176,	6,	0,	0,	0,	"AND64mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10600601cULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #176 = AND64mi8
4361  { 177,	6,	0,	0,	0,	"AND64mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x42002004ULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #177 = AND64mr
4362  { 178,	3,	1,	0,	0,	"AND64ri32", 0, 0x102016014ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #178 = AND64ri32
4363  { 179,	3,	1,	0,	0,	"AND64ri8", 0, 0x106006014ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #179 = AND64ri8
4364  { 180,	7,	1,	0,	0,	"AND64rm", 0|(1<<MCID::MayLoad), 0x46002006ULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #180 = AND64rm
4365  { 181,	3,	1,	0,	0,	"AND64rr", 0|(1<<MCID::Commutable), 0x42002003ULL, NULL, ImplicitList1, OperandInfo27 },  // Inst #181 = AND64rr
4366  { 182,	3,	1,	0,	0,	"AND64rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x46002005ULL, NULL, ImplicitList1, OperandInfo27 },  // Inst #182 = AND64rr_REV
4367  { 183,	1,	0,	0,	0,	"AND8i8", 0|(1<<MCID::UnmodeledSideEffects), 0x48004001ULL, ImplicitList5, ImplicitList1, OperandInfo2 },  // Inst #183 = AND8i8
4368  { 184,	6,	0,	0,	0,	"AND8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10000401cULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #184 = AND8mi
4369  { 185,	6,	0,	0,	0,	"AND8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x40000004ULL, NULL, ImplicitList1, OperandInfo28 },  // Inst #185 = AND8mr
4370  { 186,	3,	1,	0,	0,	"AND8ri", 0, 0x100004014ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #186 = AND8ri
4371  { 187,	7,	1,	0,	0,	"AND8rm", 0|(1<<MCID::MayLoad), 0x44000006ULL, NULL, ImplicitList1, OperandInfo30 },  // Inst #187 = AND8rm
4372  { 188,	3,	1,	0,	0,	"AND8rr", 0|(1<<MCID::Commutable), 0x40000003ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #188 = AND8rr
4373  { 189,	3,	1,	0,	0,	"AND8rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x44000005ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #189 = AND8rr_REV
4374  { 190,	7,	1,	0,	0,	"ANDN32rm", 0|(1<<MCID::MayLoad), 0xbe4000d06ULL, NULL, ImplicitList1, OperandInfo51 },  // Inst #190 = ANDN32rm
4375  { 191,	3,	1,	0,	0,	"ANDN32rr", 0, 0xbe4000d05ULL, NULL, ImplicitList1, OperandInfo52 },  // Inst #191 = ANDN32rr
4376  { 192,	7,	1,	0,	0,	"ANDN64rm", 0|(1<<MCID::MayLoad), 0xfe4000d06ULL, NULL, ImplicitList1, OperandInfo53 },  // Inst #192 = ANDN64rm
4377  { 193,	3,	1,	0,	0,	"ANDN64rr", 0, 0xfe4000d05ULL, NULL, ImplicitList1, OperandInfo54 },  // Inst #193 = ANDN64rr
4378  { 194,	7,	1,	0,	0,	"ANDNPDrm", 0|(1<<MCID::MayLoad), 0xab000146ULL, NULL, NULL, OperandInfo32 },  // Inst #194 = ANDNPDrm
4379  { 195,	3,	1,	0,	0,	"ANDNPDrr", 0, 0xab000145ULL, NULL, NULL, OperandInfo33 },  // Inst #195 = ANDNPDrr
4380  { 196,	7,	1,	0,	0,	"ANDNPSrm", 0|(1<<MCID::MayLoad), 0xaa800106ULL, NULL, NULL, OperandInfo32 },  // Inst #196 = ANDNPSrm
4381  { 197,	3,	1,	0,	0,	"ANDNPSrr", 0, 0xaa800105ULL, NULL, NULL, OperandInfo33 },  // Inst #197 = ANDNPSrr
4382  { 198,	7,	1,	0,	0,	"ANDPDrm", 0|(1<<MCID::MayLoad), 0xa9000146ULL, NULL, NULL, OperandInfo32 },  // Inst #198 = ANDPDrm
4383  { 199,	3,	1,	0,	0,	"ANDPDrr", 0|(1<<MCID::Commutable), 0xa9000145ULL, NULL, NULL, OperandInfo33 },  // Inst #199 = ANDPDrr
4384  { 200,	7,	1,	0,	0,	"ANDPSrm", 0|(1<<MCID::MayLoad), 0xa8800106ULL, NULL, NULL, OperandInfo32 },  // Inst #200 = ANDPSrm
4385  { 201,	3,	1,	0,	0,	"ANDPSrr", 0|(1<<MCID::Commutable), 0xa8800105ULL, NULL, NULL, OperandInfo33 },  // Inst #201 = ANDPSrr
4386  { 202,	6,	1,	0,	0,	"ARPL16mr", 0|(1<<MCID::UnmodeledSideEffects), 0xc6000006ULL, NULL, NULL, OperandInfo11 },  // Inst #202 = ARPL16mr
4387  { 203,	2,	1,	0,	0,	"ARPL16rr", 0|(1<<MCID::UnmodeledSideEffects), 0xc6000003ULL, NULL, NULL, OperandInfo55 },  // Inst #203 = ARPL16rr
4388  { 204,	9,	2,	0,	0,	"ATOMADD6432", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList10, ImplicitList11, OperandInfo56 },  // Inst #204 = ATOMADD6432
4389  { 205,	7,	1,	0,	0,	"ATOMAND16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo57 },  // Inst #205 = ATOMAND16
4390  { 206,	7,	1,	0,	0,	"ATOMAND32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo58 },  // Inst #206 = ATOMAND32
4391  { 207,	7,	1,	0,	0,	"ATOMAND64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo59 },  // Inst #207 = ATOMAND64
4392  { 208,	9,	2,	0,	0,	"ATOMAND6432", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList10, ImplicitList11, OperandInfo56 },  // Inst #208 = ATOMAND6432
4393  { 209,	7,	1,	0,	0,	"ATOMAND8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo60 },  // Inst #209 = ATOMAND8
4394  { 210,	7,	1,	0,	0,	"ATOMMAX16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo57 },  // Inst #210 = ATOMMAX16
4395  { 211,	7,	1,	0,	0,	"ATOMMAX32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo58 },  // Inst #211 = ATOMMAX32
4396  { 212,	7,	1,	0,	0,	"ATOMMAX64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo59 },  // Inst #212 = ATOMMAX64
4397  { 213,	7,	1,	0,	0,	"ATOMMIN16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo57 },  // Inst #213 = ATOMMIN16
4398  { 214,	7,	1,	0,	0,	"ATOMMIN32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo58 },  // Inst #214 = ATOMMIN32
4399  { 215,	7,	1,	0,	0,	"ATOMMIN64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo59 },  // Inst #215 = ATOMMIN64
4400  { 216,	7,	1,	0,	0,	"ATOMNAND16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo57 },  // Inst #216 = ATOMNAND16
4401  { 217,	7,	1,	0,	0,	"ATOMNAND32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo58 },  // Inst #217 = ATOMNAND32
4402  { 218,	7,	1,	0,	0,	"ATOMNAND64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo59 },  // Inst #218 = ATOMNAND64
4403  { 219,	9,	2,	0,	0,	"ATOMNAND6432", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList10, ImplicitList11, OperandInfo56 },  // Inst #219 = ATOMNAND6432
4404  { 220,	7,	1,	0,	0,	"ATOMNAND8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo60 },  // Inst #220 = ATOMNAND8
4405  { 221,	7,	1,	0,	0,	"ATOMOR16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo57 },  // Inst #221 = ATOMOR16
4406  { 222,	7,	1,	0,	0,	"ATOMOR32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo58 },  // Inst #222 = ATOMOR32
4407  { 223,	7,	1,	0,	0,	"ATOMOR64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo59 },  // Inst #223 = ATOMOR64
4408  { 224,	9,	2,	0,	0,	"ATOMOR6432", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList10, ImplicitList11, OperandInfo56 },  // Inst #224 = ATOMOR6432
4409  { 225,	7,	1,	0,	0,	"ATOMOR8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo60 },  // Inst #225 = ATOMOR8
4410  { 226,	9,	2,	0,	0,	"ATOMSUB6432", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList10, ImplicitList11, OperandInfo56 },  // Inst #226 = ATOMSUB6432
4411  { 227,	9,	2,	0,	0,	"ATOMSWAP6432", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList10, ImplicitList11, OperandInfo56 },  // Inst #227 = ATOMSWAP6432
4412  { 228,	7,	1,	0,	0,	"ATOMUMAX16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo57 },  // Inst #228 = ATOMUMAX16
4413  { 229,	7,	1,	0,	0,	"ATOMUMAX32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo58 },  // Inst #229 = ATOMUMAX32
4414  { 230,	7,	1,	0,	0,	"ATOMUMAX64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo59 },  // Inst #230 = ATOMUMAX64
4415  { 231,	7,	1,	0,	0,	"ATOMUMIN16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo57 },  // Inst #231 = ATOMUMIN16
4416  { 232,	7,	1,	0,	0,	"ATOMUMIN32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo58 },  // Inst #232 = ATOMUMIN32
4417  { 233,	7,	1,	0,	0,	"ATOMUMIN64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo59 },  // Inst #233 = ATOMUMIN64
4418  { 234,	7,	1,	0,	0,	"ATOMXOR16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo57 },  // Inst #234 = ATOMXOR16
4419  { 235,	7,	1,	0,	0,	"ATOMXOR32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo58 },  // Inst #235 = ATOMXOR32
4420  { 236,	7,	1,	0,	0,	"ATOMXOR64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo59 },  // Inst #236 = ATOMXOR64
4421  { 237,	9,	2,	0,	0,	"ATOMXOR6432", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList10, ImplicitList11, OperandInfo56 },  // Inst #237 = ATOMXOR6432
4422  { 238,	7,	1,	0,	0,	"ATOMXOR8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo60 },  // Inst #238 = ATOMXOR8
4423  { 239,	1,	1,	0,	0,	"AVX_SET0PDY", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0xaaf000160ULL, NULL, NULL, OperandInfo61 },  // Inst #239 = AVX_SET0PDY
4424  { 240,	1,	1,	0,	0,	"AVX_SET0PSY", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0xaae800120ULL, NULL, NULL, OperandInfo61 },  // Inst #240 = AVX_SET0PSY
4425  { 241,	1,	1,	0,	0,	"AVX_SETALLONES", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0xaed800160ULL, NULL, NULL, OperandInfo62 },  // Inst #241 = AVX_SETALLONES
4426  { 242,	8,	1,	0,	0,	"BLENDPDrmi", 0|(1<<MCID::MayLoad), 0x1b804e46ULL, NULL, NULL, OperandInfo63 },  // Inst #242 = BLENDPDrmi
4427  { 243,	4,	1,	0,	0,	"BLENDPDrri", 0, 0x1b804e45ULL, NULL, NULL, OperandInfo64 },  // Inst #243 = BLENDPDrri
4428  { 244,	8,	1,	0,	0,	"BLENDPSrmi", 0|(1<<MCID::MayLoad), 0x19804e46ULL, NULL, NULL, OperandInfo63 },  // Inst #244 = BLENDPSrmi
4429  { 245,	4,	1,	0,	0,	"BLENDPSrri", 0, 0x19804e45ULL, NULL, NULL, OperandInfo64 },  // Inst #245 = BLENDPSrri
4430  { 246,	7,	1,	0,	0,	"BLENDVPDrm0", 0|(1<<MCID::MayLoad), 0x2b800d46ULL, ImplicitList12, NULL, OperandInfo32 },  // Inst #246 = BLENDVPDrm0
4431  { 247,	3,	1,	0,	0,	"BLENDVPDrr0", 0, 0x2b800d45ULL, ImplicitList12, NULL, OperandInfo33 },  // Inst #247 = BLENDVPDrr0
4432  { 248,	7,	1,	0,	0,	"BLENDVPSrm0", 0|(1<<MCID::MayLoad), 0x29800d46ULL, ImplicitList12, NULL, OperandInfo32 },  // Inst #248 = BLENDVPSrm0
4433  { 249,	3,	1,	0,	0,	"BLENDVPSrr0", 0, 0x29800d45ULL, ImplicitList12, NULL, OperandInfo33 },  // Inst #249 = BLENDVPSrr0
4434  { 250,	6,	1,	0,	0,	"BOUNDS16rm", 0|(1<<MCID::UnmodeledSideEffects), 0xc4000046ULL, NULL, NULL, OperandInfo11 },  // Inst #250 = BOUNDS16rm
4435  { 251,	6,	1,	0,	0,	"BOUNDS32rm", 0|(1<<MCID::UnmodeledSideEffects), 0xc4000006ULL, NULL, NULL, OperandInfo12 },  // Inst #251 = BOUNDS32rm
4436  { 252,	6,	1,	0,	0,	"BSF16rm", 0|(1<<MCID::MayLoad), 0x178000146ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #252 = BSF16rm
4437  { 253,	2,	1,	0,	0,	"BSF16rr", 0, 0x178000145ULL, NULL, ImplicitList1, OperandInfo55 },  // Inst #253 = BSF16rr
4438  { 254,	6,	1,	0,	0,	"BSF32rm", 0|(1<<MCID::MayLoad), 0x178000106ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #254 = BSF32rm
4439  { 255,	2,	1,	0,	0,	"BSF32rr", 0, 0x178000105ULL, NULL, ImplicitList1, OperandInfo65 },  // Inst #255 = BSF32rr
4440  { 256,	6,	1,	0,	0,	"BSF64rm", 0|(1<<MCID::MayLoad), 0x178002106ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #256 = BSF64rm
4441  { 257,	2,	1,	0,	0,	"BSF64rr", 0, 0x178002105ULL, NULL, ImplicitList1, OperandInfo66 },  // Inst #257 = BSF64rr
4442  { 258,	6,	1,	0,	0,	"BSR16rm", 0|(1<<MCID::MayLoad), 0x17a000146ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #258 = BSR16rm
4443  { 259,	2,	1,	0,	0,	"BSR16rr", 0, 0x17a000145ULL, NULL, ImplicitList1, OperandInfo55 },  // Inst #259 = BSR16rr
4444  { 260,	6,	1,	0,	0,	"BSR32rm", 0|(1<<MCID::MayLoad), 0x17a000106ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #260 = BSR32rm
4445  { 261,	2,	1,	0,	0,	"BSR32rr", 0, 0x17a000105ULL, NULL, ImplicitList1, OperandInfo65 },  // Inst #261 = BSR32rr
4446  { 262,	6,	1,	0,	0,	"BSR64rm", 0|(1<<MCID::MayLoad), 0x17a002106ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #262 = BSR64rm
4447  { 263,	2,	1,	0,	0,	"BSR64rr", 0, 0x17a002105ULL, NULL, ImplicitList1, OperandInfo66 },  // Inst #263 = BSR64rr
4448  { 264,	2,	1,	0,	0,	"BSWAP32r", 0, 0x190000102ULL, NULL, NULL, OperandInfo67 },  // Inst #264 = BSWAP32r
4449  { 265,	2,	1,	0,	0,	"BSWAP64r", 0, 0x190002102ULL, NULL, NULL, OperandInfo68 },  // Inst #265 = BSWAP64r
4450  { 266,	6,	0,	0,	0,	"BT16mi8", 0|(1<<MCID::MayLoad), 0x17400415cULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #266 = BT16mi8
4451  { 267,	6,	0,	0,	0,	"BT16mr", 0|(1<<MCID::UnmodeledSideEffects), 0x146000144ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #267 = BT16mr
4452  { 268,	2,	0,	0,	0,	"BT16ri8", 0, 0x174004154ULL, NULL, ImplicitList1, OperandInfo69 },  // Inst #268 = BT16ri8
4453  { 269,	2,	0,	0,	0,	"BT16rr", 0, 0x146000143ULL, NULL, ImplicitList1, OperandInfo55 },  // Inst #269 = BT16rr
4454  { 270,	6,	0,	0,	0,	"BT32mi8", 0|(1<<MCID::MayLoad), 0x17400411cULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #270 = BT32mi8
4455  { 271,	6,	0,	0,	0,	"BT32mr", 0|(1<<MCID::UnmodeledSideEffects), 0x146000104ULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #271 = BT32mr
4456  { 272,	2,	0,	0,	0,	"BT32ri8", 0, 0x174004114ULL, NULL, ImplicitList1, OperandInfo70 },  // Inst #272 = BT32ri8
4457  { 273,	2,	0,	0,	0,	"BT32rr", 0, 0x146000103ULL, NULL, ImplicitList1, OperandInfo65 },  // Inst #273 = BT32rr
4458  { 274,	6,	0,	0,	0,	"BT64mi8", 0|(1<<MCID::MayLoad), 0x17400611cULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #274 = BT64mi8
4459  { 275,	6,	0,	0,	0,	"BT64mr", 0|(1<<MCID::UnmodeledSideEffects), 0x146002104ULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #275 = BT64mr
4460  { 276,	2,	0,	0,	0,	"BT64ri8", 0, 0x174006114ULL, NULL, ImplicitList1, OperandInfo71 },  // Inst #276 = BT64ri8
4461  { 277,	2,	0,	0,	0,	"BT64rr", 0, 0x146002103ULL, NULL, ImplicitList1, OperandInfo66 },  // Inst #277 = BT64rr
4462  { 278,	6,	0,	0,	0,	"BTC16mi8", 0|(1<<MCID::UnmodeledSideEffects), 0x17400415fULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #278 = BTC16mi8
4463  { 279,	6,	0,	0,	0,	"BTC16mr", 0|(1<<MCID::UnmodeledSideEffects), 0x176000144ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #279 = BTC16mr
4464  { 280,	2,	0,	0,	0,	"BTC16ri8", 0|(1<<MCID::UnmodeledSideEffects), 0x174004157ULL, NULL, ImplicitList1, OperandInfo69 },  // Inst #280 = BTC16ri8
4465  { 281,	2,	0,	0,	0,	"BTC16rr", 0|(1<<MCID::UnmodeledSideEffects), 0x176000143ULL, NULL, ImplicitList1, OperandInfo55 },  // Inst #281 = BTC16rr
4466  { 282,	6,	0,	0,	0,	"BTC32mi8", 0|(1<<MCID::UnmodeledSideEffects), 0x17400411fULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #282 = BTC32mi8
4467  { 283,	6,	0,	0,	0,	"BTC32mr", 0|(1<<MCID::UnmodeledSideEffects), 0x176000104ULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #283 = BTC32mr
4468  { 284,	2,	0,	0,	0,	"BTC32ri8", 0|(1<<MCID::UnmodeledSideEffects), 0x174004117ULL, NULL, ImplicitList1, OperandInfo70 },  // Inst #284 = BTC32ri8
4469  { 285,	2,	0,	0,	0,	"BTC32rr", 0|(1<<MCID::UnmodeledSideEffects), 0x176000103ULL, NULL, ImplicitList1, OperandInfo65 },  // Inst #285 = BTC32rr
4470  { 286,	6,	0,	0,	0,	"BTC64mi8", 0|(1<<MCID::UnmodeledSideEffects), 0x17400611fULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #286 = BTC64mi8
4471  { 287,	6,	0,	0,	0,	"BTC64mr", 0|(1<<MCID::UnmodeledSideEffects), 0x176002104ULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #287 = BTC64mr
4472  { 288,	2,	0,	0,	0,	"BTC64ri8", 0|(1<<MCID::UnmodeledSideEffects), 0x174006117ULL, NULL, ImplicitList1, OperandInfo71 },  // Inst #288 = BTC64ri8
4473  { 289,	2,	0,	0,	0,	"BTC64rr", 0|(1<<MCID::UnmodeledSideEffects), 0x176002103ULL, NULL, ImplicitList1, OperandInfo66 },  // Inst #289 = BTC64rr
4474  { 290,	6,	0,	0,	0,	"BTR16mi8", 0|(1<<MCID::UnmodeledSideEffects), 0x17400415eULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #290 = BTR16mi8
4475  { 291,	6,	0,	0,	0,	"BTR16mr", 0|(1<<MCID::UnmodeledSideEffects), 0x166000144ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #291 = BTR16mr
4476  { 292,	2,	0,	0,	0,	"BTR16ri8", 0|(1<<MCID::UnmodeledSideEffects), 0x174004156ULL, NULL, ImplicitList1, OperandInfo69 },  // Inst #292 = BTR16ri8
4477  { 293,	2,	0,	0,	0,	"BTR16rr", 0|(1<<MCID::UnmodeledSideEffects), 0x166000143ULL, NULL, ImplicitList1, OperandInfo55 },  // Inst #293 = BTR16rr
4478  { 294,	6,	0,	0,	0,	"BTR32mi8", 0|(1<<MCID::UnmodeledSideEffects), 0x17400411eULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #294 = BTR32mi8
4479  { 295,	6,	0,	0,	0,	"BTR32mr", 0|(1<<MCID::UnmodeledSideEffects), 0x166000104ULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #295 = BTR32mr
4480  { 296,	2,	0,	0,	0,	"BTR32ri8", 0|(1<<MCID::UnmodeledSideEffects), 0x174004116ULL, NULL, ImplicitList1, OperandInfo70 },  // Inst #296 = BTR32ri8
4481  { 297,	2,	0,	0,	0,	"BTR32rr", 0|(1<<MCID::UnmodeledSideEffects), 0x166000103ULL, NULL, ImplicitList1, OperandInfo65 },  // Inst #297 = BTR32rr
4482  { 298,	6,	0,	0,	0,	"BTR64mi8", 0|(1<<MCID::UnmodeledSideEffects), 0x17400611eULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #298 = BTR64mi8
4483  { 299,	6,	0,	0,	0,	"BTR64mr", 0|(1<<MCID::UnmodeledSideEffects), 0x166002104ULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #299 = BTR64mr
4484  { 300,	2,	0,	0,	0,	"BTR64ri8", 0|(1<<MCID::UnmodeledSideEffects), 0x174006116ULL, NULL, ImplicitList1, OperandInfo71 },  // Inst #300 = BTR64ri8
4485  { 301,	2,	0,	0,	0,	"BTR64rr", 0|(1<<MCID::UnmodeledSideEffects), 0x166002103ULL, NULL, ImplicitList1, OperandInfo66 },  // Inst #301 = BTR64rr
4486  { 302,	6,	0,	0,	0,	"BTS16mi8", 0|(1<<MCID::UnmodeledSideEffects), 0x17400415dULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #302 = BTS16mi8
4487  { 303,	6,	0,	0,	0,	"BTS16mr", 0|(1<<MCID::UnmodeledSideEffects), 0x156000144ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #303 = BTS16mr
4488  { 304,	2,	0,	0,	0,	"BTS16ri8", 0|(1<<MCID::UnmodeledSideEffects), 0x174004155ULL, NULL, ImplicitList1, OperandInfo69 },  // Inst #304 = BTS16ri8
4489  { 305,	2,	0,	0,	0,	"BTS16rr", 0|(1<<MCID::UnmodeledSideEffects), 0x156000143ULL, NULL, ImplicitList1, OperandInfo55 },  // Inst #305 = BTS16rr
4490  { 306,	6,	0,	0,	0,	"BTS32mi8", 0|(1<<MCID::UnmodeledSideEffects), 0x17400411dULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #306 = BTS32mi8
4491  { 307,	6,	0,	0,	0,	"BTS32mr", 0|(1<<MCID::UnmodeledSideEffects), 0x156000104ULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #307 = BTS32mr
4492  { 308,	2,	0,	0,	0,	"BTS32ri8", 0|(1<<MCID::UnmodeledSideEffects), 0x174004115ULL, NULL, ImplicitList1, OperandInfo70 },  // Inst #308 = BTS32ri8
4493  { 309,	2,	0,	0,	0,	"BTS32rr", 0|(1<<MCID::UnmodeledSideEffects), 0x156000103ULL, NULL, ImplicitList1, OperandInfo65 },  // Inst #309 = BTS32rr
4494  { 310,	6,	0,	0,	0,	"BTS64mi8", 0|(1<<MCID::UnmodeledSideEffects), 0x17400611dULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #310 = BTS64mi8
4495  { 311,	6,	0,	0,	0,	"BTS64mr", 0|(1<<MCID::UnmodeledSideEffects), 0x156002104ULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #311 = BTS64mr
4496  { 312,	2,	0,	0,	0,	"BTS64ri8", 0|(1<<MCID::UnmodeledSideEffects), 0x174006115ULL, NULL, ImplicitList1, OperandInfo71 },  // Inst #312 = BTS64ri8
4497  { 313,	2,	0,	0,	0,	"BTS64rr", 0|(1<<MCID::UnmodeledSideEffects), 0x156002103ULL, NULL, ImplicitList1, OperandInfo66 },  // Inst #313 = BTS64rr
4498  { 314,	5,	0,	0,	0,	"CALL32m", 0|(1<<MCID::Call)|(1<<MCID::MayLoad)|(1<<MCID::Variadic), 0x1fe00001aULL, ImplicitList6, ImplicitList13, OperandInfo38 },  // Inst #314 = CALL32m
4499  { 315,	1,	0,	0,	0,	"CALL32r", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x1fe000012ULL, ImplicitList6, ImplicitList13, OperandInfo72 },  // Inst #315 = CALL32r
4500  { 316,	5,	0,	0,	0,	"CALL64m", 0|(1<<MCID::Call)|(1<<MCID::MayLoad)|(1<<MCID::Variadic), 0x1fe00001aULL, ImplicitList8, ImplicitList14, OperandInfo38 },  // Inst #316 = CALL64m
4501  { 317,	1,	0,	0,	0,	"CALL64pcrel32", 0|(1<<MCID::Call)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x1d0018001ULL, ImplicitList8, ImplicitList14, OperandInfo73 },  // Inst #317 = CALL64pcrel32
4502  { 318,	1,	0,	0,	0,	"CALL64r", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x1fe000012ULL, ImplicitList8, ImplicitList14, OperandInfo74 },  // Inst #318 = CALL64r
4503  { 319,	1,	0,	0,	0,	"CALLpcrel16", 0|(1<<MCID::Call)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x1d0010041ULL, ImplicitList6, ImplicitList13, OperandInfo73 },  // Inst #319 = CALLpcrel16
4504  { 320,	1,	0,	0,	0,	"CALLpcrel32", 0|(1<<MCID::Call)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x1d0018001ULL, ImplicitList6, ImplicitList13, OperandInfo73 },  // Inst #320 = CALLpcrel32
4505  { 321,	0,	0,	0,	0,	"CBW", 0, 0x130000041ULL, ImplicitList5, ImplicitList2, 0 },  // Inst #321 = CBW
4506  { 322,	0,	0,	0,	0,	"CDQ", 0, 0x132000001ULL, ImplicitList3, ImplicitList15, 0 },  // Inst #322 = CDQ
4507  { 323,	0,	0,	0,	0,	"CDQE", 0, 0x130002001ULL, ImplicitList3, ImplicitList4, 0 },  // Inst #323 = CDQE
4508  { 324,	0,	0,	0,	0,	"CHS_F", 0|(1<<MCID::UnmodeledSideEffects), 0x1c0000401ULL, NULL, NULL, 0 },  // Inst #324 = CHS_F
4509  { 325,	2,	1,	0,	0,	"CHS_Fp32", 0, 0x60000ULL, NULL, NULL, OperandInfo8 },  // Inst #325 = CHS_Fp32
4510  { 326,	2,	1,	0,	0,	"CHS_Fp64", 0, 0x60000ULL, NULL, NULL, OperandInfo9 },  // Inst #326 = CHS_Fp64
4511  { 327,	2,	1,	0,	0,	"CHS_Fp80", 0, 0x60000ULL, NULL, NULL, OperandInfo10 },  // Inst #327 = CHS_Fp80
4512  { 328,	0,	0,	0,	0,	"CLC", 0|(1<<MCID::UnmodeledSideEffects), 0x1f0000001ULL, NULL, NULL, 0 },  // Inst #328 = CLC
4513  { 329,	0,	0,	0,	0,	"CLD", 0|(1<<MCID::UnmodeledSideEffects), 0x1f8000001ULL, NULL, NULL, 0 },  // Inst #329 = CLD
4514  { 330,	5,	0,	0,	0,	"CLFLUSH", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x15c00011fULL, NULL, NULL, OperandInfo38 },  // Inst #330 = CLFLUSH
4515  { 331,	0,	0,	0,	0,	"CLI", 0|(1<<MCID::UnmodeledSideEffects), 0x1f4000001ULL, NULL, NULL, 0 },  // Inst #331 = CLI
4516  { 332,	0,	0,	0,	0,	"CLTS", 0|(1<<MCID::UnmodeledSideEffects), 0xc000101ULL, NULL, NULL, 0 },  // Inst #332 = CLTS
4517  { 333,	0,	0,	0,	0,	"CMC", 0|(1<<MCID::UnmodeledSideEffects), 0x1ea000001ULL, NULL, NULL, 0 },  // Inst #333 = CMC
4518  { 334,	7,	1,	0,	0,	"CMOVA16rm", 0|(1<<MCID::MayLoad), 0x8e000146ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #334 = CMOVA16rm
4519  { 335,	3,	1,	0,	0,	"CMOVA16rr", 0|(1<<MCID::Commutable), 0x8e000145ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #335 = CMOVA16rr
4520  { 336,	7,	1,	0,	0,	"CMOVA32rm", 0|(1<<MCID::MayLoad), 0x8e000106ULL, ImplicitList1, NULL, OperandInfo22 },  // Inst #336 = CMOVA32rm
4521  { 337,	3,	1,	0,	0,	"CMOVA32rr", 0|(1<<MCID::Commutable), 0x8e000105ULL, ImplicitList1, NULL, OperandInfo23 },  // Inst #337 = CMOVA32rr
4522  { 338,	7,	1,	0,	0,	"CMOVA64rm", 0|(1<<MCID::MayLoad), 0x8e002106ULL, ImplicitList1, NULL, OperandInfo26 },  // Inst #338 = CMOVA64rm
4523  { 339,	3,	1,	0,	0,	"CMOVA64rr", 0|(1<<MCID::Commutable), 0x8e002105ULL, ImplicitList1, NULL, OperandInfo27 },  // Inst #339 = CMOVA64rr
4524  { 340,	7,	1,	0,	0,	"CMOVAE16rm", 0|(1<<MCID::MayLoad), 0x86000146ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #340 = CMOVAE16rm
4525  { 341,	3,	1,	0,	0,	"CMOVAE16rr", 0|(1<<MCID::Commutable), 0x86000145ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #341 = CMOVAE16rr
4526  { 342,	7,	1,	0,	0,	"CMOVAE32rm", 0|(1<<MCID::MayLoad), 0x86000106ULL, ImplicitList1, NULL, OperandInfo22 },  // Inst #342 = CMOVAE32rm
4527  { 343,	3,	1,	0,	0,	"CMOVAE32rr", 0|(1<<MCID::Commutable), 0x86000105ULL, ImplicitList1, NULL, OperandInfo23 },  // Inst #343 = CMOVAE32rr
4528  { 344,	7,	1,	0,	0,	"CMOVAE64rm", 0|(1<<MCID::MayLoad), 0x86002106ULL, ImplicitList1, NULL, OperandInfo26 },  // Inst #344 = CMOVAE64rm
4529  { 345,	3,	1,	0,	0,	"CMOVAE64rr", 0|(1<<MCID::Commutable), 0x86002105ULL, ImplicitList1, NULL, OperandInfo27 },  // Inst #345 = CMOVAE64rr
4530  { 346,	7,	1,	0,	0,	"CMOVB16rm", 0|(1<<MCID::MayLoad), 0x84000146ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #346 = CMOVB16rm
4531  { 347,	3,	1,	0,	0,	"CMOVB16rr", 0|(1<<MCID::Commutable), 0x84000145ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #347 = CMOVB16rr
4532  { 348,	7,	1,	0,	0,	"CMOVB32rm", 0|(1<<MCID::MayLoad), 0x84000106ULL, ImplicitList1, NULL, OperandInfo22 },  // Inst #348 = CMOVB32rm
4533  { 349,	3,	1,	0,	0,	"CMOVB32rr", 0|(1<<MCID::Commutable), 0x84000105ULL, ImplicitList1, NULL, OperandInfo23 },  // Inst #349 = CMOVB32rr
4534  { 350,	7,	1,	0,	0,	"CMOVB64rm", 0|(1<<MCID::MayLoad), 0x84002106ULL, ImplicitList1, NULL, OperandInfo26 },  // Inst #350 = CMOVB64rm
4535  { 351,	3,	1,	0,	0,	"CMOVB64rr", 0|(1<<MCID::Commutable), 0x84002105ULL, ImplicitList1, NULL, OperandInfo27 },  // Inst #351 = CMOVB64rr
4536  { 352,	7,	1,	0,	0,	"CMOVBE16rm", 0|(1<<MCID::MayLoad), 0x8c000146ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #352 = CMOVBE16rm
4537  { 353,	3,	1,	0,	0,	"CMOVBE16rr", 0|(1<<MCID::Commutable), 0x8c000145ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #353 = CMOVBE16rr
4538  { 354,	7,	1,	0,	0,	"CMOVBE32rm", 0|(1<<MCID::MayLoad), 0x8c000106ULL, ImplicitList1, NULL, OperandInfo22 },  // Inst #354 = CMOVBE32rm
4539  { 355,	3,	1,	0,	0,	"CMOVBE32rr", 0|(1<<MCID::Commutable), 0x8c000105ULL, ImplicitList1, NULL, OperandInfo23 },  // Inst #355 = CMOVBE32rr
4540  { 356,	7,	1,	0,	0,	"CMOVBE64rm", 0|(1<<MCID::MayLoad), 0x8c002106ULL, ImplicitList1, NULL, OperandInfo26 },  // Inst #356 = CMOVBE64rm
4541  { 357,	3,	1,	0,	0,	"CMOVBE64rr", 0|(1<<MCID::Commutable), 0x8c002105ULL, ImplicitList1, NULL, OperandInfo27 },  // Inst #357 = CMOVBE64rr
4542  { 358,	1,	1,	0,	0,	"CMOVBE_F", 0|(1<<MCID::UnmodeledSideEffects), 0x1a0000502ULL, NULL, NULL, OperandInfo39 },  // Inst #358 = CMOVBE_F
4543  { 359,	3,	1,	0,	0,	"CMOVBE_Fp32", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo75 },  // Inst #359 = CMOVBE_Fp32
4544  { 360,	3,	1,	0,	0,	"CMOVBE_Fp64", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo76 },  // Inst #360 = CMOVBE_Fp64
4545  { 361,	3,	1,	0,	0,	"CMOVBE_Fp80", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo77 },  // Inst #361 = CMOVBE_Fp80
4546  { 362,	1,	1,	0,	0,	"CMOVB_F", 0|(1<<MCID::UnmodeledSideEffects), 0x180000502ULL, NULL, NULL, OperandInfo39 },  // Inst #362 = CMOVB_F
4547  { 363,	3,	1,	0,	0,	"CMOVB_Fp32", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo75 },  // Inst #363 = CMOVB_Fp32
4548  { 364,	3,	1,	0,	0,	"CMOVB_Fp64", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo76 },  // Inst #364 = CMOVB_Fp64
4549  { 365,	3,	1,	0,	0,	"CMOVB_Fp80", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo77 },  // Inst #365 = CMOVB_Fp80
4550  { 366,	7,	1,	0,	0,	"CMOVE16rm", 0|(1<<MCID::MayLoad), 0x88000146ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #366 = CMOVE16rm
4551  { 367,	3,	1,	0,	0,	"CMOVE16rr", 0|(1<<MCID::Commutable), 0x88000145ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #367 = CMOVE16rr
4552  { 368,	7,	1,	0,	0,	"CMOVE32rm", 0|(1<<MCID::MayLoad), 0x88000106ULL, ImplicitList1, NULL, OperandInfo22 },  // Inst #368 = CMOVE32rm
4553  { 369,	3,	1,	0,	0,	"CMOVE32rr", 0|(1<<MCID::Commutable), 0x88000105ULL, ImplicitList1, NULL, OperandInfo23 },  // Inst #369 = CMOVE32rr
4554  { 370,	7,	1,	0,	0,	"CMOVE64rm", 0|(1<<MCID::MayLoad), 0x88002106ULL, ImplicitList1, NULL, OperandInfo26 },  // Inst #370 = CMOVE64rm
4555  { 371,	3,	1,	0,	0,	"CMOVE64rr", 0|(1<<MCID::Commutable), 0x88002105ULL, ImplicitList1, NULL, OperandInfo27 },  // Inst #371 = CMOVE64rr
4556  { 372,	1,	1,	0,	0,	"CMOVE_F", 0|(1<<MCID::UnmodeledSideEffects), 0x190000502ULL, NULL, NULL, OperandInfo39 },  // Inst #372 = CMOVE_F
4557  { 373,	3,	1,	0,	0,	"CMOVE_Fp32", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo75 },  // Inst #373 = CMOVE_Fp32
4558  { 374,	3,	1,	0,	0,	"CMOVE_Fp64", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo76 },  // Inst #374 = CMOVE_Fp64
4559  { 375,	3,	1,	0,	0,	"CMOVE_Fp80", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo77 },  // Inst #375 = CMOVE_Fp80
4560  { 376,	7,	1,	0,	0,	"CMOVG16rm", 0|(1<<MCID::MayLoad), 0x9e000146ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #376 = CMOVG16rm
4561  { 377,	3,	1,	0,	0,	"CMOVG16rr", 0|(1<<MCID::Commutable), 0x9e000145ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #377 = CMOVG16rr
4562  { 378,	7,	1,	0,	0,	"CMOVG32rm", 0|(1<<MCID::MayLoad), 0x9e000106ULL, ImplicitList1, NULL, OperandInfo22 },  // Inst #378 = CMOVG32rm
4563  { 379,	3,	1,	0,	0,	"CMOVG32rr", 0|(1<<MCID::Commutable), 0x9e000105ULL, ImplicitList1, NULL, OperandInfo23 },  // Inst #379 = CMOVG32rr
4564  { 380,	7,	1,	0,	0,	"CMOVG64rm", 0|(1<<MCID::MayLoad), 0x9e002106ULL, ImplicitList1, NULL, OperandInfo26 },  // Inst #380 = CMOVG64rm
4565  { 381,	3,	1,	0,	0,	"CMOVG64rr", 0|(1<<MCID::Commutable), 0x9e002105ULL, ImplicitList1, NULL, OperandInfo27 },  // Inst #381 = CMOVG64rr
4566  { 382,	7,	1,	0,	0,	"CMOVGE16rm", 0|(1<<MCID::MayLoad), 0x9a000146ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #382 = CMOVGE16rm
4567  { 383,	3,	1,	0,	0,	"CMOVGE16rr", 0|(1<<MCID::Commutable), 0x9a000145ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #383 = CMOVGE16rr
4568  { 384,	7,	1,	0,	0,	"CMOVGE32rm", 0|(1<<MCID::MayLoad), 0x9a000106ULL, ImplicitList1, NULL, OperandInfo22 },  // Inst #384 = CMOVGE32rm
4569  { 385,	3,	1,	0,	0,	"CMOVGE32rr", 0|(1<<MCID::Commutable), 0x9a000105ULL, ImplicitList1, NULL, OperandInfo23 },  // Inst #385 = CMOVGE32rr
4570  { 386,	7,	1,	0,	0,	"CMOVGE64rm", 0|(1<<MCID::MayLoad), 0x9a002106ULL, ImplicitList1, NULL, OperandInfo26 },  // Inst #386 = CMOVGE64rm
4571  { 387,	3,	1,	0,	0,	"CMOVGE64rr", 0|(1<<MCID::Commutable), 0x9a002105ULL, ImplicitList1, NULL, OperandInfo27 },  // Inst #387 = CMOVGE64rr
4572  { 388,	7,	1,	0,	0,	"CMOVL16rm", 0|(1<<MCID::MayLoad), 0x98000146ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #388 = CMOVL16rm
4573  { 389,	3,	1,	0,	0,	"CMOVL16rr", 0|(1<<MCID::Commutable), 0x98000145ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #389 = CMOVL16rr
4574  { 390,	7,	1,	0,	0,	"CMOVL32rm", 0|(1<<MCID::MayLoad), 0x98000106ULL, ImplicitList1, NULL, OperandInfo22 },  // Inst #390 = CMOVL32rm
4575  { 391,	3,	1,	0,	0,	"CMOVL32rr", 0|(1<<MCID::Commutable), 0x98000105ULL, ImplicitList1, NULL, OperandInfo23 },  // Inst #391 = CMOVL32rr
4576  { 392,	7,	1,	0,	0,	"CMOVL64rm", 0|(1<<MCID::MayLoad), 0x98002106ULL, ImplicitList1, NULL, OperandInfo26 },  // Inst #392 = CMOVL64rm
4577  { 393,	3,	1,	0,	0,	"CMOVL64rr", 0|(1<<MCID::Commutable), 0x98002105ULL, ImplicitList1, NULL, OperandInfo27 },  // Inst #393 = CMOVL64rr
4578  { 394,	7,	1,	0,	0,	"CMOVLE16rm", 0|(1<<MCID::MayLoad), 0x9c000146ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #394 = CMOVLE16rm
4579  { 395,	3,	1,	0,	0,	"CMOVLE16rr", 0|(1<<MCID::Commutable), 0x9c000145ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #395 = CMOVLE16rr
4580  { 396,	7,	1,	0,	0,	"CMOVLE32rm", 0|(1<<MCID::MayLoad), 0x9c000106ULL, ImplicitList1, NULL, OperandInfo22 },  // Inst #396 = CMOVLE32rm
4581  { 397,	3,	1,	0,	0,	"CMOVLE32rr", 0|(1<<MCID::Commutable), 0x9c000105ULL, ImplicitList1, NULL, OperandInfo23 },  // Inst #397 = CMOVLE32rr
4582  { 398,	7,	1,	0,	0,	"CMOVLE64rm", 0|(1<<MCID::MayLoad), 0x9c002106ULL, ImplicitList1, NULL, OperandInfo26 },  // Inst #398 = CMOVLE64rm
4583  { 399,	3,	1,	0,	0,	"CMOVLE64rr", 0|(1<<MCID::Commutable), 0x9c002105ULL, ImplicitList1, NULL, OperandInfo27 },  // Inst #399 = CMOVLE64rr
4584  { 400,	1,	1,	0,	0,	"CMOVNBE_F", 0|(1<<MCID::UnmodeledSideEffects), 0x1a0000602ULL, NULL, NULL, OperandInfo39 },  // Inst #400 = CMOVNBE_F
4585  { 401,	3,	1,	0,	0,	"CMOVNBE_Fp32", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo75 },  // Inst #401 = CMOVNBE_Fp32
4586  { 402,	3,	1,	0,	0,	"CMOVNBE_Fp64", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo76 },  // Inst #402 = CMOVNBE_Fp64
4587  { 403,	3,	1,	0,	0,	"CMOVNBE_Fp80", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo77 },  // Inst #403 = CMOVNBE_Fp80
4588  { 404,	1,	1,	0,	0,	"CMOVNB_F", 0|(1<<MCID::UnmodeledSideEffects), 0x180000602ULL, NULL, NULL, OperandInfo39 },  // Inst #404 = CMOVNB_F
4589  { 405,	3,	1,	0,	0,	"CMOVNB_Fp32", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo75 },  // Inst #405 = CMOVNB_Fp32
4590  { 406,	3,	1,	0,	0,	"CMOVNB_Fp64", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo76 },  // Inst #406 = CMOVNB_Fp64
4591  { 407,	3,	1,	0,	0,	"CMOVNB_Fp80", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo77 },  // Inst #407 = CMOVNB_Fp80
4592  { 408,	7,	1,	0,	0,	"CMOVNE16rm", 0|(1<<MCID::MayLoad), 0x8a000146ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #408 = CMOVNE16rm
4593  { 409,	3,	1,	0,	0,	"CMOVNE16rr", 0|(1<<MCID::Commutable), 0x8a000145ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #409 = CMOVNE16rr
4594  { 410,	7,	1,	0,	0,	"CMOVNE32rm", 0|(1<<MCID::MayLoad), 0x8a000106ULL, ImplicitList1, NULL, OperandInfo22 },  // Inst #410 = CMOVNE32rm
4595  { 411,	3,	1,	0,	0,	"CMOVNE32rr", 0|(1<<MCID::Commutable), 0x8a000105ULL, ImplicitList1, NULL, OperandInfo23 },  // Inst #411 = CMOVNE32rr
4596  { 412,	7,	1,	0,	0,	"CMOVNE64rm", 0|(1<<MCID::MayLoad), 0x8a002106ULL, ImplicitList1, NULL, OperandInfo26 },  // Inst #412 = CMOVNE64rm
4597  { 413,	3,	1,	0,	0,	"CMOVNE64rr", 0|(1<<MCID::Commutable), 0x8a002105ULL, ImplicitList1, NULL, OperandInfo27 },  // Inst #413 = CMOVNE64rr
4598  { 414,	1,	1,	0,	0,	"CMOVNE_F", 0|(1<<MCID::UnmodeledSideEffects), 0x190000602ULL, NULL, NULL, OperandInfo39 },  // Inst #414 = CMOVNE_F
4599  { 415,	3,	1,	0,	0,	"CMOVNE_Fp32", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo75 },  // Inst #415 = CMOVNE_Fp32
4600  { 416,	3,	1,	0,	0,	"CMOVNE_Fp64", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo76 },  // Inst #416 = CMOVNE_Fp64
4601  { 417,	3,	1,	0,	0,	"CMOVNE_Fp80", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo77 },  // Inst #417 = CMOVNE_Fp80
4602  { 418,	7,	1,	0,	0,	"CMOVNO16rm", 0|(1<<MCID::MayLoad), 0x82000146ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #418 = CMOVNO16rm
4603  { 419,	3,	1,	0,	0,	"CMOVNO16rr", 0|(1<<MCID::Commutable), 0x82000145ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #419 = CMOVNO16rr
4604  { 420,	7,	1,	0,	0,	"CMOVNO32rm", 0|(1<<MCID::MayLoad), 0x82000106ULL, ImplicitList1, NULL, OperandInfo22 },  // Inst #420 = CMOVNO32rm
4605  { 421,	3,	1,	0,	0,	"CMOVNO32rr", 0|(1<<MCID::Commutable), 0x82000105ULL, ImplicitList1, NULL, OperandInfo23 },  // Inst #421 = CMOVNO32rr
4606  { 422,	7,	1,	0,	0,	"CMOVNO64rm", 0|(1<<MCID::MayLoad), 0x82002106ULL, ImplicitList1, NULL, OperandInfo26 },  // Inst #422 = CMOVNO64rm
4607  { 423,	3,	1,	0,	0,	"CMOVNO64rr", 0|(1<<MCID::Commutable), 0x82002105ULL, ImplicitList1, NULL, OperandInfo27 },  // Inst #423 = CMOVNO64rr
4608  { 424,	7,	1,	0,	0,	"CMOVNP16rm", 0|(1<<MCID::MayLoad), 0x96000146ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #424 = CMOVNP16rm
4609  { 425,	3,	1,	0,	0,	"CMOVNP16rr", 0|(1<<MCID::Commutable), 0x96000145ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #425 = CMOVNP16rr
4610  { 426,	7,	1,	0,	0,	"CMOVNP32rm", 0|(1<<MCID::MayLoad), 0x96000106ULL, ImplicitList1, NULL, OperandInfo22 },  // Inst #426 = CMOVNP32rm
4611  { 427,	3,	1,	0,	0,	"CMOVNP32rr", 0|(1<<MCID::Commutable), 0x96000105ULL, ImplicitList1, NULL, OperandInfo23 },  // Inst #427 = CMOVNP32rr
4612  { 428,	7,	1,	0,	0,	"CMOVNP64rm", 0|(1<<MCID::MayLoad), 0x96002106ULL, ImplicitList1, NULL, OperandInfo26 },  // Inst #428 = CMOVNP64rm
4613  { 429,	3,	1,	0,	0,	"CMOVNP64rr", 0|(1<<MCID::Commutable), 0x96002105ULL, ImplicitList1, NULL, OperandInfo27 },  // Inst #429 = CMOVNP64rr
4614  { 430,	1,	1,	0,	0,	"CMOVNP_F", 0|(1<<MCID::UnmodeledSideEffects), 0x1b0000602ULL, NULL, NULL, OperandInfo39 },  // Inst #430 = CMOVNP_F
4615  { 431,	3,	1,	0,	0,	"CMOVNP_Fp32", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo75 },  // Inst #431 = CMOVNP_Fp32
4616  { 432,	3,	1,	0,	0,	"CMOVNP_Fp64", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo76 },  // Inst #432 = CMOVNP_Fp64
4617  { 433,	3,	1,	0,	0,	"CMOVNP_Fp80", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo77 },  // Inst #433 = CMOVNP_Fp80
4618  { 434,	7,	1,	0,	0,	"CMOVNS16rm", 0|(1<<MCID::MayLoad), 0x92000146ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #434 = CMOVNS16rm
4619  { 435,	3,	1,	0,	0,	"CMOVNS16rr", 0|(1<<MCID::Commutable), 0x92000145ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #435 = CMOVNS16rr
4620  { 436,	7,	1,	0,	0,	"CMOVNS32rm", 0|(1<<MCID::MayLoad), 0x92000106ULL, ImplicitList1, NULL, OperandInfo22 },  // Inst #436 = CMOVNS32rm
4621  { 437,	3,	1,	0,	0,	"CMOVNS32rr", 0|(1<<MCID::Commutable), 0x92000105ULL, ImplicitList1, NULL, OperandInfo23 },  // Inst #437 = CMOVNS32rr
4622  { 438,	7,	1,	0,	0,	"CMOVNS64rm", 0|(1<<MCID::MayLoad), 0x92002106ULL, ImplicitList1, NULL, OperandInfo26 },  // Inst #438 = CMOVNS64rm
4623  { 439,	3,	1,	0,	0,	"CMOVNS64rr", 0|(1<<MCID::Commutable), 0x92002105ULL, ImplicitList1, NULL, OperandInfo27 },  // Inst #439 = CMOVNS64rr
4624  { 440,	7,	1,	0,	0,	"CMOVO16rm", 0|(1<<MCID::MayLoad), 0x80000146ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #440 = CMOVO16rm
4625  { 441,	3,	1,	0,	0,	"CMOVO16rr", 0|(1<<MCID::Commutable), 0x80000145ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #441 = CMOVO16rr
4626  { 442,	7,	1,	0,	0,	"CMOVO32rm", 0|(1<<MCID::MayLoad), 0x80000106ULL, ImplicitList1, NULL, OperandInfo22 },  // Inst #442 = CMOVO32rm
4627  { 443,	3,	1,	0,	0,	"CMOVO32rr", 0|(1<<MCID::Commutable), 0x80000105ULL, ImplicitList1, NULL, OperandInfo23 },  // Inst #443 = CMOVO32rr
4628  { 444,	7,	1,	0,	0,	"CMOVO64rm", 0|(1<<MCID::MayLoad), 0x80002106ULL, ImplicitList1, NULL, OperandInfo26 },  // Inst #444 = CMOVO64rm
4629  { 445,	3,	1,	0,	0,	"CMOVO64rr", 0|(1<<MCID::Commutable), 0x80002105ULL, ImplicitList1, NULL, OperandInfo27 },  // Inst #445 = CMOVO64rr
4630  { 446,	7,	1,	0,	0,	"CMOVP16rm", 0|(1<<MCID::MayLoad), 0x94000146ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #446 = CMOVP16rm
4631  { 447,	3,	1,	0,	0,	"CMOVP16rr", 0|(1<<MCID::Commutable), 0x94000145ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #447 = CMOVP16rr
4632  { 448,	7,	1,	0,	0,	"CMOVP32rm", 0|(1<<MCID::MayLoad), 0x94000106ULL, ImplicitList1, NULL, OperandInfo22 },  // Inst #448 = CMOVP32rm
4633  { 449,	3,	1,	0,	0,	"CMOVP32rr", 0|(1<<MCID::Commutable), 0x94000105ULL, ImplicitList1, NULL, OperandInfo23 },  // Inst #449 = CMOVP32rr
4634  { 450,	7,	1,	0,	0,	"CMOVP64rm", 0|(1<<MCID::MayLoad), 0x94002106ULL, ImplicitList1, NULL, OperandInfo26 },  // Inst #450 = CMOVP64rm
4635  { 451,	3,	1,	0,	0,	"CMOVP64rr", 0|(1<<MCID::Commutable), 0x94002105ULL, ImplicitList1, NULL, OperandInfo27 },  // Inst #451 = CMOVP64rr
4636  { 452,	1,	1,	0,	0,	"CMOVP_F", 0|(1<<MCID::UnmodeledSideEffects), 0x1b0000502ULL, NULL, NULL, OperandInfo39 },  // Inst #452 = CMOVP_F
4637  { 453,	3,	1,	0,	0,	"CMOVP_Fp32", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo75 },  // Inst #453 = CMOVP_Fp32
4638  { 454,	3,	1,	0,	0,	"CMOVP_Fp64", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo76 },  // Inst #454 = CMOVP_Fp64
4639  { 455,	3,	1,	0,	0,	"CMOVP_Fp80", 0, 0xc0000ULL, ImplicitList1, NULL, OperandInfo77 },  // Inst #455 = CMOVP_Fp80
4640  { 456,	7,	1,	0,	0,	"CMOVS16rm", 0|(1<<MCID::MayLoad), 0x90000146ULL, ImplicitList1, NULL, OperandInfo18 },  // Inst #456 = CMOVS16rm
4641  { 457,	3,	1,	0,	0,	"CMOVS16rr", 0|(1<<MCID::Commutable), 0x90000145ULL, ImplicitList1, NULL, OperandInfo19 },  // Inst #457 = CMOVS16rr
4642  { 458,	7,	1,	0,	0,	"CMOVS32rm", 0|(1<<MCID::MayLoad), 0x90000106ULL, ImplicitList1, NULL, OperandInfo22 },  // Inst #458 = CMOVS32rm
4643  { 459,	3,	1,	0,	0,	"CMOVS32rr", 0|(1<<MCID::Commutable), 0x90000105ULL, ImplicitList1, NULL, OperandInfo23 },  // Inst #459 = CMOVS32rr
4644  { 460,	7,	1,	0,	0,	"CMOVS64rm", 0|(1<<MCID::MayLoad), 0x90002106ULL, ImplicitList1, NULL, OperandInfo26 },  // Inst #460 = CMOVS64rm
4645  { 461,	3,	1,	0,	0,	"CMOVS64rr", 0|(1<<MCID::Commutable), 0x90002105ULL, ImplicitList1, NULL, OperandInfo27 },  // Inst #461 = CMOVS64rr
4646  { 462,	4,	1,	0,	0,	"CMOV_FR32", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo78 },  // Inst #462 = CMOV_FR32
4647  { 463,	4,	1,	0,	0,	"CMOV_FR64", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo79 },  // Inst #463 = CMOV_FR64
4648  { 464,	4,	1,	0,	0,	"CMOV_GR16", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo80 },  // Inst #464 = CMOV_GR16
4649  { 465,	4,	1,	0,	0,	"CMOV_GR32", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo81 },  // Inst #465 = CMOV_GR32
4650  { 466,	4,	1,	0,	0,	"CMOV_GR8", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo82 },  // Inst #466 = CMOV_GR8
4651  { 467,	4,	1,	0,	0,	"CMOV_RFP32", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo83 },  // Inst #467 = CMOV_RFP32
4652  { 468,	4,	1,	0,	0,	"CMOV_RFP64", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo84 },  // Inst #468 = CMOV_RFP64
4653  { 469,	4,	1,	0,	0,	"CMOV_RFP80", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo85 },  // Inst #469 = CMOV_RFP80
4654  { 470,	4,	1,	0,	0,	"CMOV_V2F64", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo86 },  // Inst #470 = CMOV_V2F64
4655  { 471,	4,	1,	0,	0,	"CMOV_V2I64", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo86 },  // Inst #471 = CMOV_V2I64
4656  { 472,	4,	1,	0,	0,	"CMOV_V4F32", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo86 },  // Inst #472 = CMOV_V4F32
4657  { 473,	4,	1,	0,	0,	"CMOV_V4F64", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo87 },  // Inst #473 = CMOV_V4F64
4658  { 474,	4,	1,	0,	0,	"CMOV_V4I64", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo87 },  // Inst #474 = CMOV_V4I64
4659  { 475,	4,	1,	0,	0,	"CMOV_V8F32", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList1, NULL, OperandInfo87 },  // Inst #475 = CMOV_V8F32
4660  { 476,	1,	0,	0,	0,	"CMP16i16", 0|(1<<MCID::UnmodeledSideEffects), 0x7a00c041ULL, ImplicitList2, ImplicitList1, OperandInfo2 },  // Inst #476 = CMP16i16
4661  { 477,	6,	0,	0,	0,	"CMP16mi", 0|(1<<MCID::MayLoad), 0x10200c05fULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #477 = CMP16mi
4662  { 478,	6,	0,	0,	0,	"CMP16mi8", 0|(1<<MCID::MayLoad), 0x10600405fULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #478 = CMP16mi8
4663  { 479,	6,	0,	0,	0,	"CMP16mr", 0|(1<<MCID::MayLoad), 0x72000044ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #479 = CMP16mr
4664  { 480,	2,	0,	0,	0,	"CMP16ri", 0, 0x10200c057ULL, NULL, ImplicitList1, OperandInfo69 },  // Inst #480 = CMP16ri
4665  { 481,	2,	0,	0,	0,	"CMP16ri8", 0, 0x106004057ULL, NULL, ImplicitList1, OperandInfo69 },  // Inst #481 = CMP16ri8
4666  { 482,	6,	0,	0,	0,	"CMP16rm", 0|(1<<MCID::MayLoad), 0x76000046ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #482 = CMP16rm
4667  { 483,	2,	0,	0,	0,	"CMP16rr", 0, 0x72000043ULL, NULL, ImplicitList1, OperandInfo55 },  // Inst #483 = CMP16rr
4668  { 484,	2,	0,	0,	0,	"CMP16rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x76000045ULL, NULL, ImplicitList1, OperandInfo55 },  // Inst #484 = CMP16rr_REV
4669  { 485,	1,	0,	0,	0,	"CMP32i32", 0|(1<<MCID::UnmodeledSideEffects), 0x7a014001ULL, ImplicitList3, ImplicitList1, OperandInfo2 },  // Inst #485 = CMP32i32
4670  { 486,	6,	0,	0,	0,	"CMP32mi", 0|(1<<MCID::MayLoad), 0x10201401fULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #486 = CMP32mi
4671  { 487,	6,	0,	0,	0,	"CMP32mi8", 0|(1<<MCID::MayLoad), 0x10600401fULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #487 = CMP32mi8
4672  { 488,	6,	0,	0,	0,	"CMP32mr", 0|(1<<MCID::MayLoad), 0x72000004ULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #488 = CMP32mr
4673  { 489,	2,	0,	0,	0,	"CMP32ri", 0, 0x102014017ULL, NULL, ImplicitList1, OperandInfo70 },  // Inst #489 = CMP32ri
4674  { 490,	2,	0,	0,	0,	"CMP32ri8", 0, 0x106004017ULL, NULL, ImplicitList1, OperandInfo70 },  // Inst #490 = CMP32ri8
4675  { 491,	6,	0,	0,	0,	"CMP32rm", 0|(1<<MCID::MayLoad), 0x76000006ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #491 = CMP32rm
4676  { 492,	2,	0,	0,	0,	"CMP32rr", 0, 0x72000003ULL, NULL, ImplicitList1, OperandInfo65 },  // Inst #492 = CMP32rr
4677  { 493,	2,	0,	0,	0,	"CMP32rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x76000005ULL, NULL, ImplicitList1, OperandInfo65 },  // Inst #493 = CMP32rr_REV
4678  { 494,	1,	0,	0,	0,	"CMP64i32", 0|(1<<MCID::UnmodeledSideEffects), 0x7a016001ULL, ImplicitList4, ImplicitList1, OperandInfo2 },  // Inst #494 = CMP64i32
4679  { 495,	6,	0,	0,	0,	"CMP64mi32", 0|(1<<MCID::MayLoad), 0x10201601fULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #495 = CMP64mi32
4680  { 496,	6,	0,	0,	0,	"CMP64mi8", 0|(1<<MCID::MayLoad), 0x10600601fULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #496 = CMP64mi8
4681  { 497,	6,	0,	0,	0,	"CMP64mr", 0|(1<<MCID::MayLoad), 0x72002004ULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #497 = CMP64mr
4682  { 498,	2,	0,	0,	0,	"CMP64ri32", 0, 0x102016017ULL, NULL, ImplicitList1, OperandInfo71 },  // Inst #498 = CMP64ri32
4683  { 499,	2,	0,	0,	0,	"CMP64ri8", 0, 0x106006017ULL, NULL, ImplicitList1, OperandInfo71 },  // Inst #499 = CMP64ri8
4684  { 500,	6,	0,	0,	0,	"CMP64rm", 0|(1<<MCID::MayLoad), 0x76002006ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #500 = CMP64rm
4685  { 501,	2,	0,	0,	0,	"CMP64rr", 0, 0x72002003ULL, NULL, ImplicitList1, OperandInfo66 },  // Inst #501 = CMP64rr
4686  { 502,	2,	0,	0,	0,	"CMP64rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x76002005ULL, NULL, ImplicitList1, OperandInfo66 },  // Inst #502 = CMP64rr_REV
4687  { 503,	1,	0,	0,	0,	"CMP8i8", 0|(1<<MCID::UnmodeledSideEffects), 0x78004001ULL, ImplicitList5, ImplicitList1, OperandInfo2 },  // Inst #503 = CMP8i8
4688  { 504,	6,	0,	0,	0,	"CMP8mi", 0|(1<<MCID::MayLoad), 0x10000401fULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #504 = CMP8mi
4689  { 505,	6,	0,	0,	0,	"CMP8mr", 0|(1<<MCID::MayLoad), 0x70000004ULL, NULL, ImplicitList1, OperandInfo28 },  // Inst #505 = CMP8mr
4690  { 506,	2,	0,	0,	0,	"CMP8ri", 0, 0x100004017ULL, NULL, ImplicitList1, OperandInfo88 },  // Inst #506 = CMP8ri
4691  { 507,	6,	0,	0,	0,	"CMP8rm", 0|(1<<MCID::MayLoad), 0x74000006ULL, NULL, ImplicitList1, OperandInfo14 },  // Inst #507 = CMP8rm
4692  { 508,	2,	0,	0,	0,	"CMP8rr", 0, 0x70000003ULL, NULL, ImplicitList1, OperandInfo89 },  // Inst #508 = CMP8rr
4693  { 509,	2,	0,	0,	0,	"CMP8rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x74000005ULL, NULL, ImplicitList1, OperandInfo89 },  // Inst #509 = CMP8rr_REV
4694  { 510,	8,	1,	0,	0,	"CMPPDrmi", 0|(1<<MCID::MayLoad), 0x185004146ULL, NULL, NULL, OperandInfo63 },  // Inst #510 = CMPPDrmi
4695  { 511,	8,	1,	0,	0,	"CMPPDrmi_alt", 0|(1<<MCID::UnmodeledSideEffects), 0x185004146ULL, NULL, NULL, OperandInfo63 },  // Inst #511 = CMPPDrmi_alt
4696  { 512,	4,	1,	0,	0,	"CMPPDrri", 0, 0x185004145ULL, NULL, NULL, OperandInfo64 },  // Inst #512 = CMPPDrri
4697  { 513,	4,	1,	0,	0,	"CMPPDrri_alt", 0|(1<<MCID::UnmodeledSideEffects), 0x185004145ULL, NULL, NULL, OperandInfo64 },  // Inst #513 = CMPPDrri_alt
4698  { 514,	8,	1,	0,	0,	"CMPPSrmi", 0|(1<<MCID::MayLoad), 0x184804106ULL, NULL, NULL, OperandInfo63 },  // Inst #514 = CMPPSrmi
4699  { 515,	8,	1,	0,	0,	"CMPPSrmi_alt", 0|(1<<MCID::UnmodeledSideEffects), 0x184804106ULL, NULL, NULL, OperandInfo63 },  // Inst #515 = CMPPSrmi_alt
4700  { 516,	4,	1,	0,	0,	"CMPPSrri", 0, 0x184804105ULL, NULL, NULL, OperandInfo64 },  // Inst #516 = CMPPSrri
4701  { 517,	4,	1,	0,	0,	"CMPPSrri_alt", 0|(1<<MCID::UnmodeledSideEffects), 0x184804105ULL, NULL, NULL, OperandInfo64 },  // Inst #517 = CMPPSrri_alt
4702  { 518,	0,	0,	0,	0,	"CMPS16", 0|(1<<MCID::UnmodeledSideEffects), 0x14e000041ULL, NULL, NULL, 0 },  // Inst #518 = CMPS16
4703  { 519,	0,	0,	0,	0,	"CMPS32", 0|(1<<MCID::UnmodeledSideEffects), 0x14e000001ULL, NULL, NULL, 0 },  // Inst #519 = CMPS32
4704  { 520,	0,	0,	0,	0,	"CMPS64", 0|(1<<MCID::UnmodeledSideEffects), 0x14e002001ULL, NULL, NULL, 0 },  // Inst #520 = CMPS64
4705  { 521,	0,	0,	0,	0,	"CMPS8", 0|(1<<MCID::UnmodeledSideEffects), 0x14c000001ULL, NULL, NULL, 0 },  // Inst #521 = CMPS8
4706  { 522,	8,	1,	0,	0,	"CMPSDrm", 0|(1<<MCID::MayLoad), 0x184004b06ULL, NULL, NULL, OperandInfo90 },  // Inst #522 = CMPSDrm
4707  { 523,	8,	1,	0,	0,	"CMPSDrm_alt", 0|(1<<MCID::MayLoad), 0x184004b06ULL, NULL, NULL, OperandInfo90 },  // Inst #523 = CMPSDrm_alt
4708  { 524,	4,	1,	0,	0,	"CMPSDrr", 0, 0x184004b05ULL, NULL, NULL, OperandInfo91 },  // Inst #524 = CMPSDrr
4709  { 525,	4,	1,	0,	0,	"CMPSDrr_alt", 0, 0x184004b05ULL, NULL, NULL, OperandInfo91 },  // Inst #525 = CMPSDrr_alt
4710  { 526,	8,	1,	0,	0,	"CMPSSrm", 0|(1<<MCID::MayLoad), 0x184004c06ULL, NULL, NULL, OperandInfo92 },  // Inst #526 = CMPSSrm
4711  { 527,	8,	1,	0,	0,	"CMPSSrm_alt", 0|(1<<MCID::MayLoad), 0x184004c06ULL, NULL, NULL, OperandInfo92 },  // Inst #527 = CMPSSrm_alt
4712  { 528,	4,	1,	0,	0,	"CMPSSrr", 0, 0x184004c05ULL, NULL, NULL, OperandInfo93 },  // Inst #528 = CMPSSrr
4713  { 529,	4,	1,	0,	0,	"CMPSSrr_alt", 0, 0x184004c05ULL, NULL, NULL, OperandInfo93 },  // Inst #529 = CMPSSrr_alt
4714  { 530,	5,	0,	0,	0,	"CMPXCHG16B", 0|(1<<MCID::UnmodeledSideEffects), 0x18e002119ULL, ImplicitList16, ImplicitList17, OperandInfo38 },  // Inst #530 = CMPXCHG16B
4715  { 531,	6,	0,	0,	0,	"CMPXCHG16rm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x162000144ULL, NULL, NULL, OperandInfo16 },  // Inst #531 = CMPXCHG16rm
4716  { 532,	2,	1,	0,	0,	"CMPXCHG16rr", 0|(1<<MCID::UnmodeledSideEffects), 0x162000143ULL, NULL, NULL, OperandInfo55 },  // Inst #532 = CMPXCHG16rr
4717  { 533,	6,	0,	0,	0,	"CMPXCHG32rm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x162000104ULL, NULL, NULL, OperandInfo20 },  // Inst #533 = CMPXCHG32rm
4718  { 534,	2,	1,	0,	0,	"CMPXCHG32rr", 0|(1<<MCID::UnmodeledSideEffects), 0x162000103ULL, NULL, NULL, OperandInfo65 },  // Inst #534 = CMPXCHG32rr
4719  { 535,	6,	0,	0,	0,	"CMPXCHG64rm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x162002104ULL, NULL, NULL, OperandInfo24 },  // Inst #535 = CMPXCHG64rm
4720  { 536,	2,	1,	0,	0,	"CMPXCHG64rr", 0|(1<<MCID::UnmodeledSideEffects), 0x162002103ULL, NULL, NULL, OperandInfo66 },  // Inst #536 = CMPXCHG64rr
4721  { 537,	5,	0,	0,	0,	"CMPXCHG8B", 0|(1<<MCID::UnmodeledSideEffects), 0x18e000119ULL, ImplicitList10, ImplicitList18, OperandInfo38 },  // Inst #537 = CMPXCHG8B
4722  { 538,	6,	0,	0,	0,	"CMPXCHG8rm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x160000104ULL, NULL, NULL, OperandInfo28 },  // Inst #538 = CMPXCHG8rm
4723  { 539,	2,	1,	0,	0,	"CMPXCHG8rr", 0|(1<<MCID::UnmodeledSideEffects), 0x160000103ULL, NULL, NULL, OperandInfo89 },  // Inst #539 = CMPXCHG8rr
4724  { 540,	6,	0,	0,	0,	"COMISDrm", 0|(1<<MCID::UnmodeledSideEffects), 0x5f000146ULL, NULL, ImplicitList1, OperandInfo47 },  // Inst #540 = COMISDrm
4725  { 541,	2,	0,	0,	0,	"COMISDrr", 0|(1<<MCID::UnmodeledSideEffects), 0x5f000145ULL, NULL, ImplicitList1, OperandInfo48 },  // Inst #541 = COMISDrr
4726  { 542,	6,	0,	0,	0,	"COMISSrm", 0|(1<<MCID::UnmodeledSideEffects), 0x5e800106ULL, NULL, ImplicitList1, OperandInfo47 },  // Inst #542 = COMISSrm
4727  { 543,	2,	0,	0,	0,	"COMISSrr", 0|(1<<MCID::UnmodeledSideEffects), 0x5e800105ULL, NULL, ImplicitList1, OperandInfo48 },  // Inst #543 = COMISSrr
4728  { 544,	1,	0,	0,	0,	"COMP_FST0r", 0|(1<<MCID::UnmodeledSideEffects), 0x1b0000302ULL, NULL, NULL, OperandInfo39 },  // Inst #544 = COMP_FST0r
4729  { 545,	1,	0,	0,	0,	"COM_FIPr", 0|(1<<MCID::UnmodeledSideEffects), 0x1e0000a02ULL, NULL, NULL, OperandInfo39 },  // Inst #545 = COM_FIPr
4730  { 546,	1,	0,	0,	0,	"COM_FIr", 0|(1<<MCID::UnmodeledSideEffects), 0x1e0000602ULL, NULL, NULL, OperandInfo39 },  // Inst #546 = COM_FIr
4731  { 547,	1,	0,	0,	0,	"COM_FST0r", 0|(1<<MCID::UnmodeledSideEffects), 0x1a0000302ULL, NULL, NULL, OperandInfo39 },  // Inst #547 = COM_FST0r
4732  { 548,	0,	0,	0,	0,	"COS_F", 0|(1<<MCID::UnmodeledSideEffects), 0x1fe000401ULL, NULL, NULL, 0 },  // Inst #548 = COS_F
4733  { 549,	2,	1,	0,	0,	"COS_Fp32", 0, 0x60000ULL, NULL, NULL, OperandInfo8 },  // Inst #549 = COS_Fp32
4734  { 550,	2,	1,	0,	0,	"COS_Fp64", 0, 0x60000ULL, NULL, NULL, OperandInfo9 },  // Inst #550 = COS_Fp64
4735  { 551,	2,	1,	0,	0,	"COS_Fp80", 0, 0x60000ULL, NULL, NULL, OperandInfo10 },  // Inst #551 = COS_Fp80
4736  { 552,	0,	0,	0,	0,	"CPUID", 0|(1<<MCID::UnmodeledSideEffects), 0x144000101ULL, NULL, NULL, 0 },  // Inst #552 = CPUID
4737  { 553,	0,	0,	0,	0,	"CQO", 0, 0x132002001ULL, ImplicitList4, ImplicitList19, 0 },  // Inst #553 = CQO
4738  { 554,	7,	1,	0,	0,	"CRC32r32m16", 0|(1<<MCID::MayLoad), 0x1e2001146ULL, NULL, NULL, OperandInfo22 },  // Inst #554 = CRC32r32m16
4739  { 555,	7,	1,	0,	0,	"CRC32r32m32", 0|(1<<MCID::MayLoad), 0x1e2001106ULL, NULL, NULL, OperandInfo22 },  // Inst #555 = CRC32r32m32
4740  { 556,	7,	1,	0,	0,	"CRC32r32m8", 0|(1<<MCID::MayLoad), 0x1e0001106ULL, NULL, NULL, OperandInfo22 },  // Inst #556 = CRC32r32m8
4741  { 557,	3,	1,	0,	0,	"CRC32r32r16", 0, 0x1e2001145ULL, NULL, NULL, OperandInfo94 },  // Inst #557 = CRC32r32r16
4742  { 558,	3,	1,	0,	0,	"CRC32r32r32", 0, 0x1e2001105ULL, NULL, NULL, OperandInfo23 },  // Inst #558 = CRC32r32r32
4743  { 559,	3,	1,	0,	0,	"CRC32r32r8", 0, 0x1e0001105ULL, NULL, NULL, OperandInfo95 },  // Inst #559 = CRC32r32r8
4744  { 560,	7,	1,	0,	0,	"CRC32r64m64", 0|(1<<MCID::MayLoad), 0x1e2003106ULL, NULL, NULL, OperandInfo26 },  // Inst #560 = CRC32r64m64
4745  { 561,	7,	1,	0,	0,	"CRC32r64m8", 0|(1<<MCID::MayLoad), 0x1e0003106ULL, NULL, NULL, OperandInfo26 },  // Inst #561 = CRC32r64m8
4746  { 562,	3,	1,	0,	0,	"CRC32r64r64", 0, 0x1e2003105ULL, NULL, NULL, OperandInfo27 },  // Inst #562 = CRC32r64r64
4747  { 563,	3,	1,	0,	0,	"CRC32r64r8", 0, 0x1e0003105ULL, NULL, NULL, OperandInfo96 },  // Inst #563 = CRC32r64r8
4748  { 564,	0,	0,	0,	0,	"CS_PREFIX", 0|(1<<MCID::UnmodeledSideEffects), 0x5c000001ULL, NULL, NULL, 0 },  // Inst #564 = CS_PREFIX
4749  { 565,	6,	1,	0,	0,	"CVTDQ2PDrm", 0|(1<<MCID::UnmodeledSideEffects), 0x1cc800c06ULL, NULL, NULL, OperandInfo47 },  // Inst #565 = CVTDQ2PDrm
4750  { 566,	2,	1,	0,	0,	"CVTDQ2PDrr", 0|(1<<MCID::UnmodeledSideEffects), 0x1cc800c05ULL, NULL, NULL, OperandInfo48 },  // Inst #566 = CVTDQ2PDrr
4751  { 567,	6,	1,	0,	0,	"CVTDQ2PSrm", 0|(1<<MCID::UnmodeledSideEffects), 0xb6800106ULL, NULL, NULL, OperandInfo47 },  // Inst #567 = CVTDQ2PSrm
4752  { 568,	2,	1,	0,	0,	"CVTDQ2PSrr", 0|(1<<MCID::UnmodeledSideEffects), 0xb6800105ULL, NULL, NULL, OperandInfo48 },  // Inst #568 = CVTDQ2PSrr
4753  { 569,	6,	1,	0,	0,	"CVTPD2DQrm", 0|(1<<MCID::UnmodeledSideEffects), 0x1cd000b06ULL, NULL, NULL, OperandInfo47 },  // Inst #569 = CVTPD2DQrm
4754  { 570,	2,	1,	0,	0,	"CVTPD2DQrr", 0|(1<<MCID::UnmodeledSideEffects), 0x1cd000b05ULL, NULL, NULL, OperandInfo48 },  // Inst #570 = CVTPD2DQrr
4755  { 571,	6,	1,	0,	0,	"CVTPD2PSrm", 0|(1<<MCID::UnmodeledSideEffects), 0xb5000146ULL, NULL, NULL, OperandInfo47 },  // Inst #571 = CVTPD2PSrm
4756  { 572,	2,	1,	0,	0,	"CVTPD2PSrr", 0|(1<<MCID::UnmodeledSideEffects), 0xb5000145ULL, NULL, NULL, OperandInfo48 },  // Inst #572 = CVTPD2PSrr
4757  { 573,	6,	1,	0,	0,	"CVTPS2DQrm", 0|(1<<MCID::UnmodeledSideEffects), 0xb7000146ULL, NULL, NULL, OperandInfo47 },  // Inst #573 = CVTPS2DQrm
4758  { 574,	2,	1,	0,	0,	"CVTPS2DQrr", 0|(1<<MCID::UnmodeledSideEffects), 0xb7000145ULL, NULL, NULL, OperandInfo48 },  // Inst #574 = CVTPS2DQrr
4759  { 575,	6,	1,	0,	0,	"CVTPS2PDrm", 0|(1<<MCID::UnmodeledSideEffects), 0xb4000106ULL, NULL, NULL, OperandInfo47 },  // Inst #575 = CVTPS2PDrm
4760  { 576,	2,	1,	0,	0,	"CVTPS2PDrr", 0|(1<<MCID::UnmodeledSideEffects), 0xb4000105ULL, NULL, NULL, OperandInfo48 },  // Inst #576 = CVTPS2PDrr
4761  { 577,	6,	1,	0,	0,	"CVTSD2SI64rm", 0|(1<<MCID::MayLoad), 0x5a002b06ULL, NULL, NULL, OperandInfo13 },  // Inst #577 = CVTSD2SI64rm
4762  { 578,	2,	1,	0,	0,	"CVTSD2SI64rr", 0, 0x5a002b05ULL, NULL, NULL, OperandInfo97 },  // Inst #578 = CVTSD2SI64rr
4763  { 579,	6,	1,	0,	0,	"CVTSD2SIrm", 0|(1<<MCID::MayLoad), 0x5a000b06ULL, NULL, NULL, OperandInfo12 },  // Inst #579 = CVTSD2SIrm
4764  { 580,	2,	1,	0,	0,	"CVTSD2SIrr", 0, 0x5a000b05ULL, NULL, NULL, OperandInfo98 },  // Inst #580 = CVTSD2SIrr
4765  { 581,	6,	1,	0,	0,	"CVTSD2SSrm", 0|(1<<MCID::MayLoad), 0xb4000b06ULL, NULL, NULL, OperandInfo99 },  // Inst #581 = CVTSD2SSrm
4766  { 582,	2,	1,	0,	0,	"CVTSD2SSrr", 0, 0xb4000b05ULL, NULL, NULL, OperandInfo100 },  // Inst #582 = CVTSD2SSrr
4767  { 583,	6,	1,	0,	0,	"CVTSI2SD64rm", 0|(1<<MCID::MayLoad), 0x54002b06ULL, NULL, NULL, OperandInfo101 },  // Inst #583 = CVTSI2SD64rm
4768  { 584,	2,	1,	0,	0,	"CVTSI2SD64rr", 0, 0x54002b05ULL, NULL, NULL, OperandInfo102 },  // Inst #584 = CVTSI2SD64rr
4769  { 585,	6,	1,	0,	0,	"CVTSI2SDrm", 0|(1<<MCID::MayLoad), 0x54000b06ULL, NULL, NULL, OperandInfo101 },  // Inst #585 = CVTSI2SDrm
4770  { 586,	2,	1,	0,	0,	"CVTSI2SDrr", 0, 0x54000b05ULL, NULL, NULL, OperandInfo103 },  // Inst #586 = CVTSI2SDrr
4771  { 587,	6,	1,	0,	0,	"CVTSI2SS64rm", 0|(1<<MCID::MayLoad), 0x54002c06ULL, NULL, NULL, OperandInfo99 },  // Inst #587 = CVTSI2SS64rm
4772  { 588,	2,	1,	0,	0,	"CVTSI2SS64rr", 0, 0x54002c05ULL, NULL, NULL, OperandInfo104 },  // Inst #588 = CVTSI2SS64rr
4773  { 589,	6,	1,	0,	0,	"CVTSI2SSrm", 0|(1<<MCID::MayLoad), 0x54000c06ULL, NULL, NULL, OperandInfo99 },  // Inst #589 = CVTSI2SSrm
4774  { 590,	2,	1,	0,	0,	"CVTSI2SSrr", 0, 0x54000c05ULL, NULL, NULL, OperandInfo105 },  // Inst #590 = CVTSI2SSrr
4775  { 591,	6,	1,	0,	0,	"CVTSS2SDrm", 0|(1<<MCID::MayLoad), 0xb4000c06ULL, NULL, NULL, OperandInfo101 },  // Inst #591 = CVTSS2SDrm
4776  { 592,	2,	1,	0,	0,	"CVTSS2SDrr", 0, 0xb4000c05ULL, NULL, NULL, OperandInfo106 },  // Inst #592 = CVTSS2SDrr
4777  { 593,	6,	1,	0,	0,	"CVTSS2SI64rm", 0|(1<<MCID::UnmodeledSideEffects), 0x5a002c06ULL, NULL, NULL, OperandInfo13 },  // Inst #593 = CVTSS2SI64rm
4778  { 594,	2,	1,	0,	0,	"CVTSS2SI64rr", 0|(1<<MCID::UnmodeledSideEffects), 0x5a002c05ULL, NULL, NULL, OperandInfo107 },  // Inst #594 = CVTSS2SI64rr
4779  { 595,	6,	1,	0,	0,	"CVTSS2SIrm", 0|(1<<MCID::UnmodeledSideEffects), 0x5a000c06ULL, NULL, NULL, OperandInfo12 },  // Inst #595 = CVTSS2SIrm
4780  { 596,	2,	1,	0,	0,	"CVTSS2SIrr", 0|(1<<MCID::UnmodeledSideEffects), 0x5a000c05ULL, NULL, NULL, OperandInfo108 },  // Inst #596 = CVTSS2SIrr
4781  { 597,	6,	1,	0,	0,	"CVTTPD2DQrm", 0|(1<<MCID::MayLoad), 0x1cd000146ULL, NULL, NULL, OperandInfo47 },  // Inst #597 = CVTTPD2DQrm
4782  { 598,	2,	1,	0,	0,	"CVTTPD2DQrr", 0, 0x1cd000145ULL, NULL, NULL, OperandInfo48 },  // Inst #598 = CVTTPD2DQrr
4783  { 599,	6,	1,	0,	0,	"CVTTPS2DQrm", 0|(1<<MCID::MayLoad), 0xb6000c06ULL, NULL, NULL, OperandInfo47 },  // Inst #599 = CVTTPS2DQrm
4784  { 600,	2,	1,	0,	0,	"CVTTPS2DQrr", 0, 0xb6000c05ULL, NULL, NULL, OperandInfo48 },  // Inst #600 = CVTTPS2DQrr
4785  { 601,	6,	1,	0,	0,	"CVTTSD2SI64rm", 0|(1<<MCID::MayLoad), 0x58002b06ULL, NULL, NULL, OperandInfo13 },  // Inst #601 = CVTTSD2SI64rm
4786  { 602,	2,	1,	0,	0,	"CVTTSD2SI64rr", 0, 0x58002b05ULL, NULL, NULL, OperandInfo109 },  // Inst #602 = CVTTSD2SI64rr
4787  { 603,	6,	1,	0,	0,	"CVTTSD2SIrm", 0|(1<<MCID::MayLoad), 0x58000b06ULL, NULL, NULL, OperandInfo12 },  // Inst #603 = CVTTSD2SIrm
4788  { 604,	2,	1,	0,	0,	"CVTTSD2SIrr", 0, 0x58000b05ULL, NULL, NULL, OperandInfo110 },  // Inst #604 = CVTTSD2SIrr
4789  { 605,	6,	1,	0,	0,	"CVTTSS2SI64rm", 0|(1<<MCID::MayLoad), 0x58002c06ULL, NULL, NULL, OperandInfo13 },  // Inst #605 = CVTTSS2SI64rm
4790  { 606,	2,	1,	0,	0,	"CVTTSS2SI64rr", 0, 0x58002c05ULL, NULL, NULL, OperandInfo107 },  // Inst #606 = CVTTSS2SI64rr
4791  { 607,	6,	1,	0,	0,	"CVTTSS2SIrm", 0|(1<<MCID::MayLoad), 0x58000c06ULL, NULL, NULL, OperandInfo12 },  // Inst #607 = CVTTSS2SIrm
4792  { 608,	2,	1,	0,	0,	"CVTTSS2SIrr", 0, 0x58000c05ULL, NULL, NULL, OperandInfo108 },  // Inst #608 = CVTTSS2SIrr
4793  { 609,	0,	0,	0,	0,	"CWD", 0, 0x132000041ULL, ImplicitList2, ImplicitList20, 0 },  // Inst #609 = CWD
4794  { 610,	0,	0,	0,	0,	"CWDE", 0, 0x130000001ULL, ImplicitList2, ImplicitList3, 0 },  // Inst #610 = CWDE
4795  { 611,	0,	0,	0,	0,	"DAA", 0|(1<<MCID::UnmodeledSideEffects), 0x4e000001ULL, NULL, NULL, 0 },  // Inst #611 = DAA
4796  { 612,	0,	0,	0,	0,	"DAS", 0|(1<<MCID::UnmodeledSideEffects), 0x5e000001ULL, NULL, NULL, 0 },  // Inst #612 = DAS
4797  { 613,	0,	0,	0,	0,	"DATA16_PREFIX", 0|(1<<MCID::UnmodeledSideEffects), 0xcc000001ULL, NULL, NULL, 0 },  // Inst #613 = DATA16_PREFIX
4798  { 614,	5,	0,	0,	0,	"DEC16m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1fe000059ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #614 = DEC16m
4799  { 615,	2,	1,	0,	0,	"DEC16r", 0|(1<<MCID::ConvertibleTo3Addr), 0x90000042ULL, NULL, ImplicitList1, OperandInfo111 },  // Inst #615 = DEC16r
4800  { 616,	5,	0,	0,	0,	"DEC32m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1fe000019ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #616 = DEC32m
4801  { 617,	2,	1,	0,	0,	"DEC32r", 0|(1<<MCID::ConvertibleTo3Addr), 0x90000002ULL, NULL, ImplicitList1, OperandInfo67 },  // Inst #617 = DEC32r
4802  { 618,	5,	0,	0,	0,	"DEC64_16m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1fe000059ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #618 = DEC64_16m
4803  { 619,	2,	1,	0,	0,	"DEC64_16r", 0|(1<<MCID::ConvertibleTo3Addr), 0x1fe000051ULL, NULL, ImplicitList1, OperandInfo111 },  // Inst #619 = DEC64_16r
4804  { 620,	5,	0,	0,	0,	"DEC64_32m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1fe000019ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #620 = DEC64_32m
4805  { 621,	2,	1,	0,	0,	"DEC64_32r", 0|(1<<MCID::ConvertibleTo3Addr), 0x1fe000011ULL, NULL, ImplicitList1, OperandInfo67 },  // Inst #621 = DEC64_32r
4806  { 622,	5,	0,	0,	0,	"DEC64m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1fe002019ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #622 = DEC64m
4807  { 623,	2,	1,	0,	0,	"DEC64r", 0|(1<<MCID::ConvertibleTo3Addr), 0x1fe002011ULL, NULL, ImplicitList1, OperandInfo68 },  // Inst #623 = DEC64r
4808  { 624,	5,	0,	0,	0,	"DEC8m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1fc000019ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #624 = DEC8m
4809  { 625,	2,	1,	0,	0,	"DEC8r", 0, 0x1fc000011ULL, NULL, ImplicitList1, OperandInfo112 },  // Inst #625 = DEC8r
4810  { 626,	5,	0,	0,	0,	"DIV16m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1ee00005eULL, ImplicitList20, ImplicitList21, OperandInfo38 },  // Inst #626 = DIV16m
4811  { 627,	1,	0,	0,	0,	"DIV16r", 0|(1<<MCID::UnmodeledSideEffects), 0x1ee000056ULL, ImplicitList20, ImplicitList21, OperandInfo113 },  // Inst #627 = DIV16r
4812  { 628,	5,	0,	0,	0,	"DIV32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1ee00001eULL, ImplicitList15, ImplicitList18, OperandInfo38 },  // Inst #628 = DIV32m
4813  { 629,	1,	0,	0,	0,	"DIV32r", 0|(1<<MCID::UnmodeledSideEffects), 0x1ee000016ULL, ImplicitList15, ImplicitList18, OperandInfo72 },  // Inst #629 = DIV32r
4814  { 630,	5,	0,	0,	0,	"DIV64m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1ee00201eULL, ImplicitList19, ImplicitList17, OperandInfo38 },  // Inst #630 = DIV64m
4815  { 631,	1,	0,	0,	0,	"DIV64r", 0|(1<<MCID::UnmodeledSideEffects), 0x1ee002016ULL, ImplicitList19, ImplicitList17, OperandInfo74 },  // Inst #631 = DIV64r
4816  { 632,	5,	0,	0,	0,	"DIV8m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1ec00001eULL, ImplicitList2, ImplicitList22, OperandInfo38 },  // Inst #632 = DIV8m
4817  { 633,	1,	0,	0,	0,	"DIV8r", 0|(1<<MCID::UnmodeledSideEffects), 0x1ec000016ULL, ImplicitList2, ImplicitList22, OperandInfo114 },  // Inst #633 = DIV8r
4818  { 634,	7,	1,	0,	0,	"DIVPDrm", 0|(1<<MCID::MayLoad), 0xbd000146ULL, NULL, NULL, OperandInfo32 },  // Inst #634 = DIVPDrm
4819  { 635,	3,	1,	0,	0,	"DIVPDrr", 0, 0xbd000145ULL, NULL, NULL, OperandInfo33 },  // Inst #635 = DIVPDrr
4820  { 636,	7,	1,	0,	0,	"DIVPSrm", 0|(1<<MCID::MayLoad), 0xbc800106ULL, NULL, NULL, OperandInfo32 },  // Inst #636 = DIVPSrm
4821  { 637,	3,	1,	0,	0,	"DIVPSrr", 0, 0xbc800105ULL, NULL, NULL, OperandInfo33 },  // Inst #637 = DIVPSrr
4822  { 638,	5,	0,	0,	0,	"DIVR_F32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b000001fULL, NULL, NULL, OperandInfo38 },  // Inst #638 = DIVR_F32m
4823  { 639,	5,	0,	0,	0,	"DIVR_F64m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b800001fULL, NULL, NULL, OperandInfo38 },  // Inst #639 = DIVR_F64m
4824  { 640,	5,	0,	0,	0,	"DIVR_FI16m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1bc00001fULL, NULL, NULL, OperandInfo38 },  // Inst #640 = DIVR_FI16m
4825  { 641,	5,	0,	0,	0,	"DIVR_FI32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b400001fULL, NULL, NULL, OperandInfo38 },  // Inst #641 = DIVR_FI32m
4826  { 642,	1,	0,	0,	0,	"DIVR_FPrST0", 0|(1<<MCID::UnmodeledSideEffects), 0x1e0000902ULL, NULL, NULL, OperandInfo39 },  // Inst #642 = DIVR_FPrST0
4827  { 643,	1,	0,	0,	0,	"DIVR_FST0r", 0|(1<<MCID::UnmodeledSideEffects), 0x1f0000302ULL, NULL, NULL, OperandInfo39 },  // Inst #643 = DIVR_FST0r
4828  { 644,	7,	1,	0,	0,	"DIVR_Fp32m", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #644 = DIVR_Fp32m
4829  { 645,	7,	1,	0,	0,	"DIVR_Fp64m", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #645 = DIVR_Fp64m
4830  { 646,	7,	1,	0,	0,	"DIVR_Fp64m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #646 = DIVR_Fp64m32
4831  { 647,	7,	1,	0,	0,	"DIVR_Fp80m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo45 },  // Inst #647 = DIVR_Fp80m32
4832  { 648,	7,	1,	0,	0,	"DIVR_Fp80m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo45 },  // Inst #648 = DIVR_Fp80m64
4833  { 649,	7,	1,	0,	0,	"DIVR_FpI16m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #649 = DIVR_FpI16m32
4834  { 650,	7,	1,	0,	0,	"DIVR_FpI16m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #650 = DIVR_FpI16m64
4835  { 651,	7,	1,	0,	0,	"DIVR_FpI16m80", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo45 },  // Inst #651 = DIVR_FpI16m80
4836  { 652,	7,	1,	0,	0,	"DIVR_FpI32m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #652 = DIVR_FpI32m32
4837  { 653,	7,	1,	0,	0,	"DIVR_FpI32m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #653 = DIVR_FpI32m64
4838  { 654,	7,	1,	0,	0,	"DIVR_FpI32m80", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo45 },  // Inst #654 = DIVR_FpI32m80
4839  { 655,	1,	0,	0,	0,	"DIVR_FrST0", 0|(1<<MCID::UnmodeledSideEffects), 0x1e0000702ULL, NULL, NULL, OperandInfo39 },  // Inst #655 = DIVR_FrST0
4840  { 656,	7,	1,	0,	0,	"DIVSDrm", 0|(1<<MCID::MayLoad), 0xbc000b06ULL, NULL, NULL, OperandInfo34 },  // Inst #656 = DIVSDrm
4841  { 657,	7,	1,	0,	0,	"DIVSDrm_Int", 0|(1<<MCID::MayLoad), 0xbc000b06ULL, NULL, NULL, OperandInfo32 },  // Inst #657 = DIVSDrm_Int
4842  { 658,	3,	1,	0,	0,	"DIVSDrr", 0, 0xbc000b05ULL, NULL, NULL, OperandInfo35 },  // Inst #658 = DIVSDrr
4843  { 659,	3,	1,	0,	0,	"DIVSDrr_Int", 0, 0xbc000b05ULL, NULL, NULL, OperandInfo33 },  // Inst #659 = DIVSDrr_Int
4844  { 660,	7,	1,	0,	0,	"DIVSSrm", 0|(1<<MCID::MayLoad), 0xbc000c06ULL, NULL, NULL, OperandInfo36 },  // Inst #660 = DIVSSrm
4845  { 661,	7,	1,	0,	0,	"DIVSSrm_Int", 0|(1<<MCID::MayLoad), 0xbc000c06ULL, NULL, NULL, OperandInfo32 },  // Inst #661 = DIVSSrm_Int
4846  { 662,	3,	1,	0,	0,	"DIVSSrr", 0, 0xbc000c05ULL, NULL, NULL, OperandInfo37 },  // Inst #662 = DIVSSrr
4847  { 663,	3,	1,	0,	0,	"DIVSSrr_Int", 0, 0xbc000c05ULL, NULL, NULL, OperandInfo33 },  // Inst #663 = DIVSSrr_Int
4848  { 664,	5,	0,	0,	0,	"DIV_F32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b000001eULL, NULL, NULL, OperandInfo38 },  // Inst #664 = DIV_F32m
4849  { 665,	5,	0,	0,	0,	"DIV_F64m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b800001eULL, NULL, NULL, OperandInfo38 },  // Inst #665 = DIV_F64m
4850  { 666,	5,	0,	0,	0,	"DIV_FI16m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1bc00001eULL, NULL, NULL, OperandInfo38 },  // Inst #666 = DIV_FI16m
4851  { 667,	5,	0,	0,	0,	"DIV_FI32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b400001eULL, NULL, NULL, OperandInfo38 },  // Inst #667 = DIV_FI32m
4852  { 668,	1,	0,	0,	0,	"DIV_FPrST0", 0|(1<<MCID::UnmodeledSideEffects), 0x1f0000902ULL, NULL, NULL, OperandInfo39 },  // Inst #668 = DIV_FPrST0
4853  { 669,	1,	0,	0,	0,	"DIV_FST0r", 0|(1<<MCID::UnmodeledSideEffects), 0x1e0000302ULL, NULL, NULL, OperandInfo39 },  // Inst #669 = DIV_FST0r
4854  { 670,	3,	1,	0,	0,	"DIV_Fp32", 0, 0x80000ULL, NULL, NULL, OperandInfo40 },  // Inst #670 = DIV_Fp32
4855  { 671,	7,	1,	0,	0,	"DIV_Fp32m", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #671 = DIV_Fp32m
4856  { 672,	3,	1,	0,	0,	"DIV_Fp64", 0, 0x80000ULL, NULL, NULL, OperandInfo42 },  // Inst #672 = DIV_Fp64
4857  { 673,	7,	1,	0,	0,	"DIV_Fp64m", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #673 = DIV_Fp64m
4858  { 674,	7,	1,	0,	0,	"DIV_Fp64m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #674 = DIV_Fp64m32
4859  { 675,	3,	1,	0,	0,	"DIV_Fp80", 0, 0x80000ULL, NULL, NULL, OperandInfo44 },  // Inst #675 = DIV_Fp80
4860  { 676,	7,	1,	0,	0,	"DIV_Fp80m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo45 },  // Inst #676 = DIV_Fp80m32
4861  { 677,	7,	1,	0,	0,	"DIV_Fp80m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo45 },  // Inst #677 = DIV_Fp80m64
4862  { 678,	7,	1,	0,	0,	"DIV_FpI16m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #678 = DIV_FpI16m32
4863  { 679,	7,	1,	0,	0,	"DIV_FpI16m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #679 = DIV_FpI16m64
4864  { 680,	7,	1,	0,	0,	"DIV_FpI16m80", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo45 },  // Inst #680 = DIV_FpI16m80
4865  { 681,	7,	1,	0,	0,	"DIV_FpI32m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #681 = DIV_FpI32m32
4866  { 682,	7,	1,	0,	0,	"DIV_FpI32m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #682 = DIV_FpI32m64
4867  { 683,	7,	1,	0,	0,	"DIV_FpI32m80", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo45 },  // Inst #683 = DIV_FpI32m80
4868  { 684,	1,	0,	0,	0,	"DIV_FrST0", 0|(1<<MCID::UnmodeledSideEffects), 0x1f0000702ULL, NULL, NULL, OperandInfo39 },  // Inst #684 = DIV_FrST0
4869  { 685,	8,	1,	0,	0,	"DPPDrmi", 0|(1<<MCID::MayLoad), 0x83804e46ULL, NULL, NULL, OperandInfo63 },  // Inst #685 = DPPDrmi
4870  { 686,	4,	1,	0,	0,	"DPPDrri", 0|(1<<MCID::Commutable), 0x83804e45ULL, NULL, NULL, OperandInfo64 },  // Inst #686 = DPPDrri
4871  { 687,	8,	1,	0,	0,	"DPPSrmi", 0|(1<<MCID::MayLoad), 0x81804e46ULL, NULL, NULL, OperandInfo63 },  // Inst #687 = DPPSrmi
4872  { 688,	4,	1,	0,	0,	"DPPSrri", 0|(1<<MCID::Commutable), 0x81804e45ULL, NULL, NULL, OperandInfo64 },  // Inst #688 = DPPSrri
4873  { 689,	0,	0,	0,	0,	"DS_PREFIX", 0|(1<<MCID::UnmodeledSideEffects), 0x7c000001ULL, NULL, NULL, 0 },  // Inst #689 = DS_PREFIX
4874  { 690,	1,	0,	0,	0,	"EH_RETURN", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x186000001ULL, NULL, NULL, OperandInfo72 },  // Inst #690 = EH_RETURN
4875  { 691,	1,	0,	0,	0,	"EH_RETURN64", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x186000001ULL, NULL, NULL, OperandInfo74 },  // Inst #691 = EH_RETURN64
4876  { 692,	2,	0,	0,	0,	"ENTER", 0|(1<<MCID::UnmodeledSideEffects), 0x19000c02bULL, NULL, NULL, OperandInfo46 },  // Inst #692 = ENTER
4877  { 693,	0,	0,	0,	0,	"ES_PREFIX", 0|(1<<MCID::UnmodeledSideEffects), 0x4c000001ULL, NULL, NULL, 0 },  // Inst #693 = ES_PREFIX
4878  { 694,	7,	0,	0,	0,	"EXTRACTPSmr", 0|(1<<MCID::MayStore), 0x2f804e44ULL, NULL, NULL, OperandInfo115 },  // Inst #694 = EXTRACTPSmr
4879  { 695,	3,	1,	0,	0,	"EXTRACTPSrr", 0, 0x2f804e43ULL, NULL, NULL, OperandInfo116 },  // Inst #695 = EXTRACTPSrr
4880  { 696,	0,	0,	0,	0,	"F2XM1", 0|(1<<MCID::UnmodeledSideEffects), 0x1e0000401ULL, NULL, NULL, 0 },  // Inst #696 = F2XM1
4881  { 697,	2,	0,	0,	0,	"FARCALL16i", 0|(1<<MCID::Call)|(1<<MCID::UnmodeledSideEffects), 0x13400c06cULL, ImplicitList6, ImplicitList13, OperandInfo46 },  // Inst #697 = FARCALL16i
4882  { 698,	5,	0,	0,	0,	"FARCALL16m", 0|(1<<MCID::Call)|(1<<MCID::UnmodeledSideEffects), 0x1fe00005bULL, ImplicitList6, ImplicitList13, OperandInfo38 },  // Inst #698 = FARCALL16m
4883  { 699,	2,	0,	0,	0,	"FARCALL32i", 0|(1<<MCID::Call)|(1<<MCID::UnmodeledSideEffects), 0x13401402cULL, ImplicitList6, ImplicitList13, OperandInfo46 },  // Inst #699 = FARCALL32i
4884  { 700,	5,	0,	0,	0,	"FARCALL32m", 0|(1<<MCID::Call)|(1<<MCID::UnmodeledSideEffects), 0x1fe00001bULL, ImplicitList6, ImplicitList13, OperandInfo38 },  // Inst #700 = FARCALL32m
4885  { 701,	5,	0,	0,	0,	"FARCALL64", 0|(1<<MCID::Call)|(1<<MCID::UnmodeledSideEffects), 0x1fe00201bULL, ImplicitList8, ImplicitList14, OperandInfo38 },  // Inst #701 = FARCALL64
4886  { 702,	2,	0,	0,	0,	"FARJMP16i", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x1d400c06cULL, NULL, NULL, OperandInfo46 },  // Inst #702 = FARJMP16i
4887  { 703,	5,	0,	0,	0,	"FARJMP16m", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x1fe00005dULL, NULL, NULL, OperandInfo38 },  // Inst #703 = FARJMP16m
4888  { 704,	2,	0,	0,	0,	"FARJMP32i", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x1d401402cULL, NULL, NULL, OperandInfo46 },  // Inst #704 = FARJMP32i
4889  { 705,	5,	0,	0,	0,	"FARJMP32m", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x1fe00001dULL, NULL, NULL, OperandInfo38 },  // Inst #705 = FARJMP32m
4890  { 706,	5,	0,	0,	0,	"FARJMP64", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x1fe00201dULL, NULL, NULL, OperandInfo38 },  // Inst #706 = FARJMP64
4891  { 707,	5,	0,	0,	0,	"FBLDm", 0|(1<<MCID::UnmodeledSideEffects), 0x1be00001cULL, NULL, NULL, OperandInfo38 },  // Inst #707 = FBLDm
4892  { 708,	5,	1,	0,	0,	"FBSTPm", 0|(1<<MCID::UnmodeledSideEffects), 0x1be00001eULL, NULL, NULL, OperandInfo38 },  // Inst #708 = FBSTPm
4893  { 709,	5,	0,	0,	0,	"FCOM32m", 0|(1<<MCID::UnmodeledSideEffects), 0x1b000001aULL, NULL, NULL, OperandInfo38 },  // Inst #709 = FCOM32m
4894  { 710,	5,	0,	0,	0,	"FCOM64m", 0|(1<<MCID::UnmodeledSideEffects), 0x1b800001aULL, NULL, NULL, OperandInfo38 },  // Inst #710 = FCOM64m
4895  { 711,	5,	0,	0,	0,	"FCOMP32m", 0|(1<<MCID::UnmodeledSideEffects), 0x1b000001bULL, NULL, NULL, OperandInfo38 },  // Inst #711 = FCOMP32m
4896  { 712,	5,	0,	0,	0,	"FCOMP64m", 0|(1<<MCID::UnmodeledSideEffects), 0x1b800001bULL, NULL, NULL, OperandInfo38 },  // Inst #712 = FCOMP64m
4897  { 713,	0,	0,	0,	0,	"FCOMPP", 0|(1<<MCID::UnmodeledSideEffects), 0x1b2000901ULL, NULL, NULL, 0 },  // Inst #713 = FCOMPP
4898  { 714,	0,	0,	0,	0,	"FDECSTP", 0|(1<<MCID::UnmodeledSideEffects), 0x1ec000401ULL, NULL, NULL, 0 },  // Inst #714 = FDECSTP
4899  { 715,	0,	0,	0,	0,	"FEMMS", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1c000101ULL, NULL, NULL, 0 },  // Inst #715 = FEMMS
4900  { 716,	1,	0,	0,	0,	"FFREE", 0|(1<<MCID::UnmodeledSideEffects), 0x180000802ULL, NULL, NULL, OperandInfo39 },  // Inst #716 = FFREE
4901  { 717,	5,	0,	0,	0,	"FICOM16m", 0|(1<<MCID::UnmodeledSideEffects), 0x1bc00001aULL, NULL, NULL, OperandInfo38 },  // Inst #717 = FICOM16m
4902  { 718,	5,	0,	0,	0,	"FICOM32m", 0|(1<<MCID::UnmodeledSideEffects), 0x1b400001aULL, NULL, NULL, OperandInfo38 },  // Inst #718 = FICOM32m
4903  { 719,	5,	0,	0,	0,	"FICOMP16m", 0|(1<<MCID::UnmodeledSideEffects), 0x1bc00001bULL, NULL, NULL, OperandInfo38 },  // Inst #719 = FICOMP16m
4904  { 720,	5,	0,	0,	0,	"FICOMP32m", 0|(1<<MCID::UnmodeledSideEffects), 0x1b400001bULL, NULL, NULL, OperandInfo38 },  // Inst #720 = FICOMP32m
4905  { 721,	0,	0,	0,	0,	"FINCSTP", 0|(1<<MCID::UnmodeledSideEffects), 0x1ee000401ULL, NULL, NULL, 0 },  // Inst #721 = FINCSTP
4906  { 722,	5,	0,	0,	0,	"FLDCW16m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b200001dULL, NULL, NULL, OperandInfo38 },  // Inst #722 = FLDCW16m
4907  { 723,	5,	0,	0,	0,	"FLDENVm", 0|(1<<MCID::UnmodeledSideEffects), 0x1b200001cULL, NULL, NULL, OperandInfo38 },  // Inst #723 = FLDENVm
4908  { 724,	0,	0,	0,	0,	"FLDL2E", 0|(1<<MCID::UnmodeledSideEffects), 0x1d4000401ULL, NULL, NULL, 0 },  // Inst #724 = FLDL2E
4909  { 725,	0,	0,	0,	0,	"FLDL2T", 0|(1<<MCID::UnmodeledSideEffects), 0x1d2000401ULL, NULL, NULL, 0 },  // Inst #725 = FLDL2T
4910  { 726,	0,	0,	0,	0,	"FLDLG2", 0|(1<<MCID::UnmodeledSideEffects), 0x1d8000401ULL, NULL, NULL, 0 },  // Inst #726 = FLDLG2
4911  { 727,	0,	0,	0,	0,	"FLDLN2", 0|(1<<MCID::UnmodeledSideEffects), 0x1da000401ULL, NULL, NULL, 0 },  // Inst #727 = FLDLN2
4912  { 728,	0,	0,	0,	0,	"FLDPI", 0|(1<<MCID::UnmodeledSideEffects), 0x1d6000401ULL, NULL, NULL, 0 },  // Inst #728 = FLDPI
4913  { 729,	0,	0,	0,	0,	"FNCLEX", 0|(1<<MCID::UnmodeledSideEffects), 0x1c4000601ULL, NULL, NULL, 0 },  // Inst #729 = FNCLEX
4914  { 730,	0,	0,	0,	0,	"FNINIT", 0|(1<<MCID::UnmodeledSideEffects), 0x1c6000601ULL, NULL, NULL, 0 },  // Inst #730 = FNINIT
4915  { 731,	0,	0,	0,	0,	"FNOP", 0|(1<<MCID::UnmodeledSideEffects), 0x1a0000401ULL, NULL, NULL, 0 },  // Inst #731 = FNOP
4916  { 732,	5,	0,	0,	0,	"FNSTCW16m", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1b200001fULL, NULL, NULL, OperandInfo38 },  // Inst #732 = FNSTCW16m
4917  { 733,	0,	0,	0,	0,	"FNSTSW8r", 0|(1<<MCID::UnmodeledSideEffects), 0x1c0000a01ULL, NULL, ImplicitList2, 0 },  // Inst #733 = FNSTSW8r
4918  { 734,	5,	1,	0,	0,	"FNSTSWm", 0|(1<<MCID::UnmodeledSideEffects), 0x1ba00001fULL, NULL, NULL, OperandInfo38 },  // Inst #734 = FNSTSWm
4919  { 735,	6,	0,	0,	0,	"FP32_TO_INT16_IN_MEM", 0|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo117 },  // Inst #735 = FP32_TO_INT16_IN_MEM
4920  { 736,	6,	0,	0,	0,	"FP32_TO_INT32_IN_MEM", 0|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo117 },  // Inst #736 = FP32_TO_INT32_IN_MEM
4921  { 737,	6,	0,	0,	0,	"FP32_TO_INT64_IN_MEM", 0|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo117 },  // Inst #737 = FP32_TO_INT64_IN_MEM
4922  { 738,	6,	0,	0,	0,	"FP64_TO_INT16_IN_MEM", 0|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo118 },  // Inst #738 = FP64_TO_INT16_IN_MEM
4923  { 739,	6,	0,	0,	0,	"FP64_TO_INT32_IN_MEM", 0|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo118 },  // Inst #739 = FP64_TO_INT32_IN_MEM
4924  { 740,	6,	0,	0,	0,	"FP64_TO_INT64_IN_MEM", 0|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo118 },  // Inst #740 = FP64_TO_INT64_IN_MEM
4925  { 741,	6,	0,	0,	0,	"FP80_TO_INT16_IN_MEM", 0|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo119 },  // Inst #741 = FP80_TO_INT16_IN_MEM
4926  { 742,	6,	0,	0,	0,	"FP80_TO_INT32_IN_MEM", 0|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo119 },  // Inst #742 = FP80_TO_INT32_IN_MEM
4927  { 743,	6,	0,	0,	0,	"FP80_TO_INT64_IN_MEM", 0|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, NULL, OperandInfo119 },  // Inst #743 = FP80_TO_INT64_IN_MEM
4928  { 744,	0,	0,	0,	0,	"FPATAN", 0|(1<<MCID::UnmodeledSideEffects), 0x1e6000401ULL, NULL, NULL, 0 },  // Inst #744 = FPATAN
4929  { 745,	0,	0,	0,	0,	"FPREM", 0|(1<<MCID::UnmodeledSideEffects), 0x1f0000401ULL, NULL, NULL, 0 },  // Inst #745 = FPREM
4930  { 746,	0,	0,	0,	0,	"FPREM1", 0|(1<<MCID::UnmodeledSideEffects), 0x1ea000401ULL, NULL, NULL, 0 },  // Inst #746 = FPREM1
4931  { 747,	0,	0,	0,	0,	"FPTAN", 0|(1<<MCID::UnmodeledSideEffects), 0x1e4000401ULL, NULL, NULL, 0 },  // Inst #747 = FPTAN
4932  { 748,	0,	0,	0,	0,	"FRNDINT", 0|(1<<MCID::UnmodeledSideEffects), 0x1f8000401ULL, NULL, NULL, 0 },  // Inst #748 = FRNDINT
4933  { 749,	5,	1,	0,	0,	"FRSTORm", 0|(1<<MCID::UnmodeledSideEffects), 0x1ba00001cULL, NULL, NULL, OperandInfo38 },  // Inst #749 = FRSTORm
4934  { 750,	5,	1,	0,	0,	"FSAVEm", 0|(1<<MCID::UnmodeledSideEffects), 0x1ba00001eULL, NULL, NULL, OperandInfo38 },  // Inst #750 = FSAVEm
4935  { 751,	0,	0,	0,	0,	"FSCALE", 0|(1<<MCID::UnmodeledSideEffects), 0x1fa000401ULL, NULL, NULL, 0 },  // Inst #751 = FSCALE
4936  { 752,	0,	0,	0,	0,	"FSINCOS", 0|(1<<MCID::UnmodeledSideEffects), 0x1f6000401ULL, NULL, NULL, 0 },  // Inst #752 = FSINCOS
4937  { 753,	5,	1,	0,	0,	"FSTENVm", 0|(1<<MCID::UnmodeledSideEffects), 0x1b200001eULL, NULL, NULL, OperandInfo38 },  // Inst #753 = FSTENVm
4938  { 754,	0,	0,	0,	0,	"FS_PREFIX", 0|(1<<MCID::UnmodeledSideEffects), 0xc8000001ULL, NULL, NULL, 0 },  // Inst #754 = FS_PREFIX
4939  { 755,	0,	0,	0,	0,	"FXAM", 0|(1<<MCID::UnmodeledSideEffects), 0x1ca000401ULL, NULL, NULL, 0 },  // Inst #755 = FXAM
4940  { 756,	5,	0,	0,	0,	"FXRSTOR", 0|(1<<MCID::UnmodeledSideEffects), 0x15c000119ULL, NULL, NULL, OperandInfo38 },  // Inst #756 = FXRSTOR
4941  { 757,	5,	0,	0,	0,	"FXRSTOR64", 0|(1<<MCID::UnmodeledSideEffects), 0x15c002119ULL, NULL, NULL, OperandInfo38 },  // Inst #757 = FXRSTOR64
4942  { 758,	5,	1,	0,	0,	"FXSAVE", 0|(1<<MCID::UnmodeledSideEffects), 0x15c000118ULL, NULL, NULL, OperandInfo38 },  // Inst #758 = FXSAVE
4943  { 759,	5,	1,	0,	0,	"FXSAVE64", 0|(1<<MCID::UnmodeledSideEffects), 0x15c002118ULL, NULL, NULL, OperandInfo38 },  // Inst #759 = FXSAVE64
4944  { 760,	0,	0,	0,	0,	"FXTRACT", 0|(1<<MCID::UnmodeledSideEffects), 0x1e8000401ULL, NULL, NULL, 0 },  // Inst #760 = FXTRACT
4945  { 761,	0,	0,	0,	0,	"FYL2X", 0|(1<<MCID::UnmodeledSideEffects), 0x1e2000401ULL, NULL, NULL, 0 },  // Inst #761 = FYL2X
4946  { 762,	0,	0,	0,	0,	"FYL2XP1", 0|(1<<MCID::UnmodeledSideEffects), 0x1f2000401ULL, NULL, NULL, 0 },  // Inst #762 = FYL2XP1
4947  { 763,	1,	1,	0,	0,	"FpPOP_RETVAL", 0|(1<<MCID::UnmodeledSideEffects), 0xe0000ULL, NULL, NULL, OperandInfo120 },  // Inst #763 = FpPOP_RETVAL
4948  { 764,	7,	1,	0,	0,	"FsANDNPDrm", 0|(1<<MCID::MayLoad), 0xab000146ULL, NULL, NULL, OperandInfo34 },  // Inst #764 = FsANDNPDrm
4949  { 765,	3,	1,	0,	0,	"FsANDNPDrr", 0, 0xab000145ULL, NULL, NULL, OperandInfo35 },  // Inst #765 = FsANDNPDrr
4950  { 766,	7,	1,	0,	0,	"FsANDNPSrm", 0|(1<<MCID::MayLoad), 0xaa800106ULL, NULL, NULL, OperandInfo36 },  // Inst #766 = FsANDNPSrm
4951  { 767,	3,	1,	0,	0,	"FsANDNPSrr", 0, 0xaa800105ULL, NULL, NULL, OperandInfo37 },  // Inst #767 = FsANDNPSrr
4952  { 768,	7,	1,	0,	0,	"FsANDPDrm", 0|(1<<MCID::MayLoad), 0xa9000146ULL, NULL, NULL, OperandInfo34 },  // Inst #768 = FsANDPDrm
4953  { 769,	3,	1,	0,	0,	"FsANDPDrr", 0|(1<<MCID::Commutable), 0xa9000145ULL, NULL, NULL, OperandInfo35 },  // Inst #769 = FsANDPDrr
4954  { 770,	7,	1,	0,	0,	"FsANDPSrm", 0|(1<<MCID::MayLoad), 0xa8800106ULL, NULL, NULL, OperandInfo36 },  // Inst #770 = FsANDPSrm
4955  { 771,	3,	1,	0,	0,	"FsANDPSrr", 0|(1<<MCID::Commutable), 0xa8800105ULL, NULL, NULL, OperandInfo37 },  // Inst #771 = FsANDPSrr
4956  { 772,	1,	1,	0,	0,	"FsFLD0SD", 0|(1<<MCID::Pseudo)|(1<<MCID::FoldableAsLoad)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo121 },  // Inst #772 = FsFLD0SD
4957  { 773,	1,	1,	0,	0,	"FsFLD0SS", 0|(1<<MCID::Pseudo)|(1<<MCID::FoldableAsLoad)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo122 },  // Inst #773 = FsFLD0SS
4958  { 774,	6,	1,	0,	0,	"FsMOVAPDrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x51000146ULL, NULL, NULL, OperandInfo101 },  // Inst #774 = FsMOVAPDrm
4959  { 775,	2,	1,	0,	0,	"FsMOVAPDrr", 0, 0x51000145ULL, NULL, NULL, OperandInfo123 },  // Inst #775 = FsMOVAPDrr
4960  { 776,	6,	1,	0,	0,	"FsMOVAPSrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x50800106ULL, NULL, NULL, OperandInfo99 },  // Inst #776 = FsMOVAPSrm
4961  { 777,	2,	1,	0,	0,	"FsMOVAPSrr", 0, 0x50800105ULL, NULL, NULL, OperandInfo124 },  // Inst #777 = FsMOVAPSrr
4962  { 778,	7,	1,	0,	0,	"FsORPDrm", 0|(1<<MCID::MayLoad), 0xad000146ULL, NULL, NULL, OperandInfo34 },  // Inst #778 = FsORPDrm
4963  { 779,	3,	1,	0,	0,	"FsORPDrr", 0|(1<<MCID::Commutable), 0xad000145ULL, NULL, NULL, OperandInfo35 },  // Inst #779 = FsORPDrr
4964  { 780,	7,	1,	0,	0,	"FsORPSrm", 0|(1<<MCID::MayLoad), 0xac800106ULL, NULL, NULL, OperandInfo36 },  // Inst #780 = FsORPSrm
4965  { 781,	3,	1,	0,	0,	"FsORPSrr", 0|(1<<MCID::Commutable), 0xac800105ULL, NULL, NULL, OperandInfo37 },  // Inst #781 = FsORPSrr
4966  { 782,	6,	1,	0,	0,	"FsVMOVAPDrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x251000146ULL, NULL, NULL, OperandInfo101 },  // Inst #782 = FsVMOVAPDrm
4967  { 783,	2,	1,	0,	0,	"FsVMOVAPDrr", 0, 0x251000145ULL, NULL, NULL, OperandInfo123 },  // Inst #783 = FsVMOVAPDrr
4968  { 784,	6,	1,	0,	0,	"FsVMOVAPSrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x250800106ULL, NULL, NULL, OperandInfo99 },  // Inst #784 = FsVMOVAPSrm
4969  { 785,	2,	1,	0,	0,	"FsVMOVAPSrr", 0, 0x250800105ULL, NULL, NULL, OperandInfo124 },  // Inst #785 = FsVMOVAPSrr
4970  { 786,	7,	1,	0,	0,	"FsXORPDrm", 0|(1<<MCID::MayLoad), 0xaf000146ULL, NULL, NULL, OperandInfo34 },  // Inst #786 = FsXORPDrm
4971  { 787,	3,	1,	0,	0,	"FsXORPDrr", 0|(1<<MCID::Commutable), 0xaf000145ULL, NULL, NULL, OperandInfo35 },  // Inst #787 = FsXORPDrr
4972  { 788,	7,	1,	0,	0,	"FsXORPSrm", 0|(1<<MCID::MayLoad), 0xae800106ULL, NULL, NULL, OperandInfo36 },  // Inst #788 = FsXORPSrm
4973  { 789,	3,	1,	0,	0,	"FsXORPSrr", 0|(1<<MCID::Commutable), 0xae800105ULL, NULL, NULL, OperandInfo37 },  // Inst #789 = FsXORPSrr
4974  { 790,	0,	0,	0,	0,	"GS_PREFIX", 0|(1<<MCID::UnmodeledSideEffects), 0xca000001ULL, NULL, NULL, 0 },  // Inst #790 = GS_PREFIX
4975  { 791,	7,	1,	0,	0,	"HADDPDrm", 0|(1<<MCID::MayLoad), 0xf9000146ULL, NULL, NULL, OperandInfo32 },  // Inst #791 = HADDPDrm
4976  { 792,	3,	1,	0,	0,	"HADDPDrr", 0, 0xf9000145ULL, NULL, NULL, OperandInfo33 },  // Inst #792 = HADDPDrr
4977  { 793,	7,	1,	0,	0,	"HADDPSrm", 0|(1<<MCID::MayLoad), 0xf9000b06ULL, NULL, NULL, OperandInfo32 },  // Inst #793 = HADDPSrm
4978  { 794,	3,	1,	0,	0,	"HADDPSrr", 0, 0xf9000b05ULL, NULL, NULL, OperandInfo33 },  // Inst #794 = HADDPSrr
4979  { 795,	0,	0,	0,	0,	"HLT", 0|(1<<MCID::UnmodeledSideEffects), 0x1e8000001ULL, NULL, NULL, 0 },  // Inst #795 = HLT
4980  { 796,	7,	1,	0,	0,	"HSUBPDrm", 0|(1<<MCID::MayLoad), 0xfb000146ULL, NULL, NULL, OperandInfo32 },  // Inst #796 = HSUBPDrm
4981  { 797,	3,	1,	0,	0,	"HSUBPDrr", 0, 0xfb000145ULL, NULL, NULL, OperandInfo33 },  // Inst #797 = HSUBPDrr
4982  { 798,	7,	1,	0,	0,	"HSUBPSrm", 0|(1<<MCID::MayLoad), 0xfb000b06ULL, NULL, NULL, OperandInfo32 },  // Inst #798 = HSUBPSrm
4983  { 799,	3,	1,	0,	0,	"HSUBPSrr", 0, 0xfb000b05ULL, NULL, NULL, OperandInfo33 },  // Inst #799 = HSUBPSrr
4984  { 800,	5,	0,	0,	0,	"IDIV16m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1ee00005fULL, ImplicitList20, ImplicitList21, OperandInfo38 },  // Inst #800 = IDIV16m
4985  { 801,	1,	0,	0,	0,	"IDIV16r", 0|(1<<MCID::UnmodeledSideEffects), 0x1ee000057ULL, ImplicitList20, ImplicitList21, OperandInfo113 },  // Inst #801 = IDIV16r
4986  { 802,	5,	0,	0,	0,	"IDIV32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1ee00001fULL, ImplicitList15, ImplicitList18, OperandInfo38 },  // Inst #802 = IDIV32m
4987  { 803,	1,	0,	0,	0,	"IDIV32r", 0|(1<<MCID::UnmodeledSideEffects), 0x1ee000017ULL, ImplicitList15, ImplicitList18, OperandInfo72 },  // Inst #803 = IDIV32r
4988  { 804,	5,	0,	0,	0,	"IDIV64m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1ee00201fULL, ImplicitList19, ImplicitList17, OperandInfo38 },  // Inst #804 = IDIV64m
4989  { 805,	1,	0,	0,	0,	"IDIV64r", 0|(1<<MCID::UnmodeledSideEffects), 0x1ee002017ULL, ImplicitList19, ImplicitList17, OperandInfo74 },  // Inst #805 = IDIV64r
4990  { 806,	5,	0,	0,	0,	"IDIV8m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1ec00001fULL, ImplicitList2, ImplicitList22, OperandInfo38 },  // Inst #806 = IDIV8m
4991  { 807,	1,	0,	0,	0,	"IDIV8r", 0|(1<<MCID::UnmodeledSideEffects), 0x1ec000017ULL, ImplicitList2, ImplicitList22, OperandInfo114 },  // Inst #807 = IDIV8r
4992  { 808,	5,	0,	0,	0,	"ILD_F16m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1be000018ULL, NULL, NULL, OperandInfo38 },  // Inst #808 = ILD_F16m
4993  { 809,	5,	0,	0,	0,	"ILD_F32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b6000018ULL, NULL, NULL, OperandInfo38 },  // Inst #809 = ILD_F32m
4994  { 810,	5,	0,	0,	0,	"ILD_F64m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1be00001dULL, NULL, NULL, OperandInfo38 },  // Inst #810 = ILD_F64m
4995  { 811,	6,	1,	0,	0,	"ILD_Fp16m32", 0|(1<<MCID::MayLoad), 0x20000ULL, NULL, NULL, OperandInfo125 },  // Inst #811 = ILD_Fp16m32
4996  { 812,	6,	1,	0,	0,	"ILD_Fp16m64", 0|(1<<MCID::MayLoad), 0x20000ULL, NULL, NULL, OperandInfo126 },  // Inst #812 = ILD_Fp16m64
4997  { 813,	6,	1,	0,	0,	"ILD_Fp16m80", 0|(1<<MCID::MayLoad), 0x20000ULL, NULL, NULL, OperandInfo127 },  // Inst #813 = ILD_Fp16m80
4998  { 814,	6,	1,	0,	0,	"ILD_Fp32m32", 0|(1<<MCID::MayLoad), 0x20000ULL, NULL, NULL, OperandInfo125 },  // Inst #814 = ILD_Fp32m32
4999  { 815,	6,	1,	0,	0,	"ILD_Fp32m64", 0|(1<<MCID::MayLoad), 0x20000ULL, NULL, NULL, OperandInfo126 },  // Inst #815 = ILD_Fp32m64
5000  { 816,	6,	1,	0,	0,	"ILD_Fp32m80", 0|(1<<MCID::MayLoad), 0x20000ULL, NULL, NULL, OperandInfo127 },  // Inst #816 = ILD_Fp32m80
5001  { 817,	6,	1,	0,	0,	"ILD_Fp64m32", 0|(1<<MCID::MayLoad), 0x20000ULL, NULL, NULL, OperandInfo125 },  // Inst #817 = ILD_Fp64m32
5002  { 818,	6,	1,	0,	0,	"ILD_Fp64m64", 0|(1<<MCID::MayLoad), 0x20000ULL, NULL, NULL, OperandInfo126 },  // Inst #818 = ILD_Fp64m64
5003  { 819,	6,	1,	0,	0,	"ILD_Fp64m80", 0|(1<<MCID::MayLoad), 0x20000ULL, NULL, NULL, OperandInfo127 },  // Inst #819 = ILD_Fp64m80
5004  { 820,	5,	0,	0,	0,	"IMUL16m", 0|(1<<MCID::MayLoad), 0x1ee00005dULL, ImplicitList2, ImplicitList21, OperandInfo38 },  // Inst #820 = IMUL16m
5005  { 821,	1,	0,	0,	0,	"IMUL16r", 0, 0x1ee000055ULL, ImplicitList2, ImplicitList21, OperandInfo113 },  // Inst #821 = IMUL16r
5006  { 822,	7,	1,	0,	0,	"IMUL16rm", 0|(1<<MCID::MayLoad), 0x15e000146ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #822 = IMUL16rm
5007  { 823,	7,	1,	0,	0,	"IMUL16rmi", 0|(1<<MCID::MayLoad), 0xd200c046ULL, NULL, ImplicitList1, OperandInfo128 },  // Inst #823 = IMUL16rmi
5008  { 824,	7,	1,	0,	0,	"IMUL16rmi8", 0|(1<<MCID::MayLoad), 0xd6004046ULL, NULL, ImplicitList1, OperandInfo128 },  // Inst #824 = IMUL16rmi8
5009  { 825,	3,	1,	0,	0,	"IMUL16rr", 0|(1<<MCID::Commutable), 0x15e000145ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #825 = IMUL16rr
5010  { 826,	3,	1,	0,	0,	"IMUL16rri", 0, 0xd200c045ULL, NULL, ImplicitList1, OperandInfo129 },  // Inst #826 = IMUL16rri
5011  { 827,	3,	1,	0,	0,	"IMUL16rri8", 0, 0xd6004045ULL, NULL, ImplicitList1, OperandInfo129 },  // Inst #827 = IMUL16rri8
5012  { 828,	5,	0,	0,	0,	"IMUL32m", 0|(1<<MCID::MayLoad), 0x1ee00001dULL, ImplicitList3, ImplicitList18, OperandInfo38 },  // Inst #828 = IMUL32m
5013  { 829,	1,	0,	0,	0,	"IMUL32r", 0, 0x1ee000015ULL, ImplicitList3, ImplicitList18, OperandInfo72 },  // Inst #829 = IMUL32r
5014  { 830,	7,	1,	0,	0,	"IMUL32rm", 0|(1<<MCID::MayLoad), 0x15e000106ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #830 = IMUL32rm
5015  { 831,	7,	1,	0,	0,	"IMUL32rmi", 0|(1<<MCID::MayLoad), 0xd2014006ULL, NULL, ImplicitList1, OperandInfo130 },  // Inst #831 = IMUL32rmi
5016  { 832,	7,	1,	0,	0,	"IMUL32rmi8", 0|(1<<MCID::MayLoad), 0xd6004006ULL, NULL, ImplicitList1, OperandInfo130 },  // Inst #832 = IMUL32rmi8
5017  { 833,	3,	1,	0,	0,	"IMUL32rr", 0|(1<<MCID::Commutable), 0x15e000105ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #833 = IMUL32rr
5018  { 834,	3,	1,	0,	0,	"IMUL32rri", 0, 0xd2014005ULL, NULL, ImplicitList1, OperandInfo131 },  // Inst #834 = IMUL32rri
5019  { 835,	3,	1,	0,	0,	"IMUL32rri8", 0, 0xd6004005ULL, NULL, ImplicitList1, OperandInfo131 },  // Inst #835 = IMUL32rri8
5020  { 836,	5,	0,	0,	0,	"IMUL64m", 0|(1<<MCID::MayLoad), 0x1ee00201dULL, ImplicitList4, ImplicitList17, OperandInfo38 },  // Inst #836 = IMUL64m
5021  { 837,	1,	0,	0,	0,	"IMUL64r", 0, 0x1ee002015ULL, ImplicitList4, ImplicitList17, OperandInfo74 },  // Inst #837 = IMUL64r
5022  { 838,	7,	1,	0,	0,	"IMUL64rm", 0|(1<<MCID::MayLoad), 0x15e002106ULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #838 = IMUL64rm
5023  { 839,	7,	1,	0,	0,	"IMUL64rmi32", 0|(1<<MCID::MayLoad), 0xd2016006ULL, NULL, ImplicitList1, OperandInfo132 },  // Inst #839 = IMUL64rmi32
5024  { 840,	7,	1,	0,	0,	"IMUL64rmi8", 0|(1<<MCID::MayLoad), 0xd6006006ULL, NULL, ImplicitList1, OperandInfo132 },  // Inst #840 = IMUL64rmi8
5025  { 841,	3,	1,	0,	0,	"IMUL64rr", 0|(1<<MCID::Commutable), 0x15e002105ULL, NULL, ImplicitList1, OperandInfo27 },  // Inst #841 = IMUL64rr
5026  { 842,	3,	1,	0,	0,	"IMUL64rri32", 0, 0xd2016005ULL, NULL, ImplicitList1, OperandInfo133 },  // Inst #842 = IMUL64rri32
5027  { 843,	3,	1,	0,	0,	"IMUL64rri8", 0, 0xd6006005ULL, NULL, ImplicitList1, OperandInfo133 },  // Inst #843 = IMUL64rri8
5028  { 844,	5,	0,	0,	0,	"IMUL8m", 0|(1<<MCID::MayLoad), 0x1ec00001dULL, ImplicitList5, ImplicitList22, OperandInfo38 },  // Inst #844 = IMUL8m
5029  { 845,	1,	0,	0,	0,	"IMUL8r", 0, 0x1ec000015ULL, ImplicitList5, ImplicitList22, OperandInfo114 },  // Inst #845 = IMUL8r
5030  { 846,	0,	0,	0,	0,	"IN16", 0|(1<<MCID::UnmodeledSideEffects), 0xda000041ULL, NULL, NULL, 0 },  // Inst #846 = IN16
5031  { 847,	1,	0,	0,	0,	"IN16ri", 0|(1<<MCID::UnmodeledSideEffects), 0x1ca004041ULL, NULL, ImplicitList2, OperandInfo2 },  // Inst #847 = IN16ri
5032  { 848,	0,	0,	0,	0,	"IN16rr", 0|(1<<MCID::UnmodeledSideEffects), 0x1da000041ULL, ImplicitList23, ImplicitList2, 0 },  // Inst #848 = IN16rr
5033  { 849,	0,	0,	0,	0,	"IN32", 0|(1<<MCID::UnmodeledSideEffects), 0xda000001ULL, NULL, NULL, 0 },  // Inst #849 = IN32
5034  { 850,	1,	0,	0,	0,	"IN32ri", 0|(1<<MCID::UnmodeledSideEffects), 0x1ca004001ULL, NULL, ImplicitList3, OperandInfo2 },  // Inst #850 = IN32ri
5035  { 851,	0,	0,	0,	0,	"IN32rr", 0|(1<<MCID::UnmodeledSideEffects), 0x1da000001ULL, ImplicitList23, ImplicitList3, 0 },  // Inst #851 = IN32rr
5036  { 852,	0,	0,	0,	0,	"IN8", 0|(1<<MCID::UnmodeledSideEffects), 0xd8000001ULL, NULL, NULL, 0 },  // Inst #852 = IN8
5037  { 853,	1,	0,	0,	0,	"IN8ri", 0|(1<<MCID::UnmodeledSideEffects), 0x1c8004001ULL, NULL, ImplicitList5, OperandInfo2 },  // Inst #853 = IN8ri
5038  { 854,	0,	0,	0,	0,	"IN8rr", 0|(1<<MCID::UnmodeledSideEffects), 0x1d8000001ULL, ImplicitList23, ImplicitList5, 0 },  // Inst #854 = IN8rr
5039  { 855,	5,	0,	0,	0,	"INC16m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1fe000058ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #855 = INC16m
5040  { 856,	2,	1,	0,	0,	"INC16r", 0|(1<<MCID::ConvertibleTo3Addr), 0x80000042ULL, NULL, ImplicitList1, OperandInfo111 },  // Inst #856 = INC16r
5041  { 857,	5,	0,	0,	0,	"INC32m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1fe000018ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #857 = INC32m
5042  { 858,	2,	1,	0,	0,	"INC32r", 0|(1<<MCID::ConvertibleTo3Addr), 0x80000002ULL, NULL, ImplicitList1, OperandInfo67 },  // Inst #858 = INC32r
5043  { 859,	5,	0,	0,	0,	"INC64_16m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1fe000058ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #859 = INC64_16m
5044  { 860,	2,	1,	0,	0,	"INC64_16r", 0|(1<<MCID::ConvertibleTo3Addr), 0x1fe000050ULL, NULL, ImplicitList1, OperandInfo111 },  // Inst #860 = INC64_16r
5045  { 861,	5,	0,	0,	0,	"INC64_32m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1fe000018ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #861 = INC64_32m
5046  { 862,	2,	1,	0,	0,	"INC64_32r", 0|(1<<MCID::ConvertibleTo3Addr), 0x1fe000010ULL, NULL, ImplicitList1, OperandInfo67 },  // Inst #862 = INC64_32r
5047  { 863,	5,	0,	0,	0,	"INC64m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1fe002018ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #863 = INC64m
5048  { 864,	2,	1,	0,	0,	"INC64r", 0|(1<<MCID::ConvertibleTo3Addr), 0x1fe002010ULL, NULL, ImplicitList1, OperandInfo68 },  // Inst #864 = INC64r
5049  { 865,	5,	0,	0,	0,	"INC8m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1fc000018ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #865 = INC8m
5050  { 866,	2,	1,	0,	0,	"INC8r", 0, 0x1fc000010ULL, NULL, ImplicitList1, OperandInfo112 },  // Inst #866 = INC8r
5051  { 867,	8,	1,	0,	0,	"INSERTPSrm", 0|(1<<MCID::MayLoad), 0x43804e46ULL, NULL, NULL, OperandInfo63 },  // Inst #867 = INSERTPSrm
5052  { 868,	4,	1,	0,	0,	"INSERTPSrr", 0, 0x43804e45ULL, NULL, NULL, OperandInfo64 },  // Inst #868 = INSERTPSrr
5053  { 869,	1,	0,	0,	0,	"INT", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x19a004001ULL, NULL, NULL, OperandInfo2 },  // Inst #869 = INT
5054  { 870,	0,	0,	0,	0,	"INT3", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x198000001ULL, NULL, NULL, 0 },  // Inst #870 = INT3
5055  { 871,	0,	0,	0,	0,	"INTO", 0|(1<<MCID::UnmodeledSideEffects), 0x19c000001ULL, ImplicitList1, NULL, 0 },  // Inst #871 = INTO
5056  { 872,	0,	0,	0,	0,	"INVD", 0|(1<<MCID::UnmodeledSideEffects), 0x10000101ULL, NULL, NULL, 0 },  // Inst #872 = INVD
5057  { 873,	6,	0,	0,	0,	"INVEPT32", 0|(1<<MCID::UnmodeledSideEffects), 0x100000d46ULL, NULL, NULL, OperandInfo12 },  // Inst #873 = INVEPT32
5058  { 874,	6,	0,	0,	0,	"INVEPT64", 0|(1<<MCID::UnmodeledSideEffects), 0x100000d46ULL, NULL, NULL, OperandInfo13 },  // Inst #874 = INVEPT64
5059  { 875,	5,	0,	0,	0,	"INVLPG", 0|(1<<MCID::UnmodeledSideEffects), 0x200011fULL, NULL, NULL, OperandInfo38 },  // Inst #875 = INVLPG
5060  { 876,	6,	0,	0,	0,	"INVVPID32", 0|(1<<MCID::UnmodeledSideEffects), 0x102000d46ULL, NULL, NULL, OperandInfo12 },  // Inst #876 = INVVPID32
5061  { 877,	6,	0,	0,	0,	"INVVPID64", 0|(1<<MCID::UnmodeledSideEffects), 0x102000d46ULL, NULL, NULL, OperandInfo13 },  // Inst #877 = INVVPID64
5062  { 878,	0,	0,	0,	0,	"IRET16", 0|(1<<MCID::UnmodeledSideEffects), 0x19e000041ULL, NULL, NULL, 0 },  // Inst #878 = IRET16
5063  { 879,	0,	0,	0,	0,	"IRET32", 0|(1<<MCID::UnmodeledSideEffects), 0x19e000001ULL, NULL, NULL, 0 },  // Inst #879 = IRET32
5064  { 880,	0,	0,	0,	0,	"IRET64", 0|(1<<MCID::UnmodeledSideEffects), 0x19e002001ULL, NULL, NULL, 0 },  // Inst #880 = IRET64
5065  { 881,	5,	0,	0,	0,	"ISTT_FP16m", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1be000019ULL, NULL, NULL, OperandInfo38 },  // Inst #881 = ISTT_FP16m
5066  { 882,	5,	0,	0,	0,	"ISTT_FP32m", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1b6000019ULL, NULL, NULL, OperandInfo38 },  // Inst #882 = ISTT_FP32m
5067  { 883,	5,	0,	0,	0,	"ISTT_FP64m", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1ba000019ULL, NULL, NULL, OperandInfo38 },  // Inst #883 = ISTT_FP64m
5068  { 884,	6,	0,	0,	0,	"ISTT_Fp16m32", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo117 },  // Inst #884 = ISTT_Fp16m32
5069  { 885,	6,	0,	0,	0,	"ISTT_Fp16m64", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo118 },  // Inst #885 = ISTT_Fp16m64
5070  { 886,	6,	0,	0,	0,	"ISTT_Fp16m80", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo119 },  // Inst #886 = ISTT_Fp16m80
5071  { 887,	6,	0,	0,	0,	"ISTT_Fp32m32", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo117 },  // Inst #887 = ISTT_Fp32m32
5072  { 888,	6,	0,	0,	0,	"ISTT_Fp32m64", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo118 },  // Inst #888 = ISTT_Fp32m64
5073  { 889,	6,	0,	0,	0,	"ISTT_Fp32m80", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo119 },  // Inst #889 = ISTT_Fp32m80
5074  { 890,	6,	0,	0,	0,	"ISTT_Fp64m32", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo117 },  // Inst #890 = ISTT_Fp64m32
5075  { 891,	6,	0,	0,	0,	"ISTT_Fp64m64", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo118 },  // Inst #891 = ISTT_Fp64m64
5076  { 892,	6,	0,	0,	0,	"ISTT_Fp64m80", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo119 },  // Inst #892 = ISTT_Fp64m80
5077  { 893,	5,	0,	0,	0,	"IST_F16m", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1be00001aULL, NULL, NULL, OperandInfo38 },  // Inst #893 = IST_F16m
5078  { 894,	5,	0,	0,	0,	"IST_F32m", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1b600001aULL, NULL, NULL, OperandInfo38 },  // Inst #894 = IST_F32m
5079  { 895,	5,	0,	0,	0,	"IST_FP16m", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1be00001bULL, NULL, NULL, OperandInfo38 },  // Inst #895 = IST_FP16m
5080  { 896,	5,	0,	0,	0,	"IST_FP32m", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1b600001bULL, NULL, NULL, OperandInfo38 },  // Inst #896 = IST_FP32m
5081  { 897,	5,	0,	0,	0,	"IST_FP64m", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1be00001fULL, NULL, NULL, OperandInfo38 },  // Inst #897 = IST_FP64m
5082  { 898,	6,	0,	0,	0,	"IST_Fp16m32", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo117 },  // Inst #898 = IST_Fp16m32
5083  { 899,	6,	0,	0,	0,	"IST_Fp16m64", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo118 },  // Inst #899 = IST_Fp16m64
5084  { 900,	6,	0,	0,	0,	"IST_Fp16m80", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo119 },  // Inst #900 = IST_Fp16m80
5085  { 901,	6,	0,	0,	0,	"IST_Fp32m32", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo117 },  // Inst #901 = IST_Fp32m32
5086  { 902,	6,	0,	0,	0,	"IST_Fp32m64", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo118 },  // Inst #902 = IST_Fp32m64
5087  { 903,	6,	0,	0,	0,	"IST_Fp32m80", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo119 },  // Inst #903 = IST_Fp32m80
5088  { 904,	6,	0,	0,	0,	"IST_Fp64m32", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo117 },  // Inst #904 = IST_Fp64m32
5089  { 905,	6,	0,	0,	0,	"IST_Fp64m64", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo118 },  // Inst #905 = IST_Fp64m64
5090  { 906,	6,	0,	0,	0,	"IST_Fp64m80", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo119 },  // Inst #906 = IST_Fp64m80
5091  { 907,	8,	1,	0,	0,	"Int_CMPSDrm", 0|(1<<MCID::MayLoad), 0x184004b06ULL, NULL, NULL, OperandInfo63 },  // Inst #907 = Int_CMPSDrm
5092  { 908,	4,	1,	0,	0,	"Int_CMPSDrr", 0, 0x184004b05ULL, NULL, NULL, OperandInfo64 },  // Inst #908 = Int_CMPSDrr
5093  { 909,	8,	1,	0,	0,	"Int_CMPSSrm", 0|(1<<MCID::MayLoad), 0x184004c06ULL, NULL, NULL, OperandInfo63 },  // Inst #909 = Int_CMPSSrm
5094  { 910,	4,	1,	0,	0,	"Int_CMPSSrr", 0, 0x184004c05ULL, NULL, NULL, OperandInfo64 },  // Inst #910 = Int_CMPSSrr
5095  { 911,	6,	0,	0,	0,	"Int_COMISDrm", 0|(1<<MCID::MayLoad), 0x5f000146ULL, NULL, ImplicitList1, OperandInfo47 },  // Inst #911 = Int_COMISDrm
5096  { 912,	2,	0,	0,	0,	"Int_COMISDrr", 0, 0x5f000145ULL, NULL, ImplicitList1, OperandInfo48 },  // Inst #912 = Int_COMISDrr
5097  { 913,	6,	0,	0,	0,	"Int_COMISSrm", 0|(1<<MCID::MayLoad), 0x5e800106ULL, NULL, ImplicitList1, OperandInfo47 },  // Inst #913 = Int_COMISSrm
5098  { 914,	2,	0,	0,	0,	"Int_COMISSrr", 0, 0x5e800105ULL, NULL, ImplicitList1, OperandInfo48 },  // Inst #914 = Int_COMISSrr
5099  { 915,	6,	1,	0,	0,	"Int_CVTDQ2PDrm", 0|(1<<MCID::MayLoad), 0x1cc000c06ULL, NULL, NULL, OperandInfo47 },  // Inst #915 = Int_CVTDQ2PDrm
5100  { 916,	2,	1,	0,	0,	"Int_CVTDQ2PDrr", 0, 0x1cc000c05ULL, NULL, NULL, OperandInfo48 },  // Inst #916 = Int_CVTDQ2PDrr
5101  { 917,	6,	1,	0,	0,	"Int_CVTDQ2PSrm", 0|(1<<MCID::MayLoad), 0xb6000106ULL, NULL, NULL, OperandInfo47 },  // Inst #917 = Int_CVTDQ2PSrm
5102  { 918,	2,	1,	0,	0,	"Int_CVTDQ2PSrr", 0, 0xb6000105ULL, NULL, NULL, OperandInfo48 },  // Inst #918 = Int_CVTDQ2PSrr
5103  { 919,	6,	1,	0,	0,	"Int_CVTPD2DQrm", 0|(1<<MCID::MayLoad), 0x1cc000b06ULL, NULL, NULL, OperandInfo47 },  // Inst #919 = Int_CVTPD2DQrm
5104  { 920,	2,	1,	0,	0,	"Int_CVTPD2DQrr", 0, 0x1cc000b05ULL, NULL, NULL, OperandInfo48 },  // Inst #920 = Int_CVTPD2DQrr
5105  { 921,	6,	1,	0,	0,	"Int_CVTPD2PSrm", 0|(1<<MCID::MayLoad), 0xb5000146ULL, NULL, NULL, OperandInfo47 },  // Inst #921 = Int_CVTPD2PSrm
5106  { 922,	2,	1,	0,	0,	"Int_CVTPD2PSrr", 0, 0xb5000145ULL, NULL, NULL, OperandInfo48 },  // Inst #922 = Int_CVTPD2PSrr
5107  { 923,	6,	1,	0,	0,	"Int_CVTPS2DQrm", 0|(1<<MCID::MayLoad), 0xb7000146ULL, NULL, NULL, OperandInfo47 },  // Inst #923 = Int_CVTPS2DQrm
5108  { 924,	2,	1,	0,	0,	"Int_CVTPS2DQrr", 0, 0xb7000145ULL, NULL, NULL, OperandInfo48 },  // Inst #924 = Int_CVTPS2DQrr
5109  { 925,	6,	1,	0,	0,	"Int_CVTPS2PDrm", 0|(1<<MCID::MayLoad), 0xb4000106ULL, NULL, NULL, OperandInfo47 },  // Inst #925 = Int_CVTPS2PDrm
5110  { 926,	2,	1,	0,	0,	"Int_CVTPS2PDrr", 0, 0xb4000105ULL, NULL, NULL, OperandInfo48 },  // Inst #926 = Int_CVTPS2PDrr
5111  { 927,	7,	1,	0,	0,	"Int_CVTSD2SSrm", 0|(1<<MCID::MayLoad), 0xb4000c06ULL, NULL, NULL, OperandInfo32 },  // Inst #927 = Int_CVTSD2SSrm
5112  { 928,	3,	1,	0,	0,	"Int_CVTSD2SSrr", 0, 0xb4000c05ULL, NULL, NULL, OperandInfo33 },  // Inst #928 = Int_CVTSD2SSrr
5113  { 929,	7,	1,	0,	0,	"Int_CVTSI2SD64rm", 0|(1<<MCID::MayLoad), 0x54002b06ULL, NULL, NULL, OperandInfo32 },  // Inst #929 = Int_CVTSI2SD64rm
5114  { 930,	3,	1,	0,	0,	"Int_CVTSI2SD64rr", 0, 0x54002b05ULL, NULL, NULL, OperandInfo134 },  // Inst #930 = Int_CVTSI2SD64rr
5115  { 931,	7,	1,	0,	0,	"Int_CVTSI2SDrm", 0|(1<<MCID::MayLoad), 0x54000b06ULL, NULL, NULL, OperandInfo32 },  // Inst #931 = Int_CVTSI2SDrm
5116  { 932,	3,	1,	0,	0,	"Int_CVTSI2SDrr", 0, 0x54000b05ULL, NULL, NULL, OperandInfo135 },  // Inst #932 = Int_CVTSI2SDrr
5117  { 933,	7,	1,	0,	0,	"Int_CVTSI2SS64rm", 0|(1<<MCID::MayLoad), 0x54002c06ULL, NULL, NULL, OperandInfo32 },  // Inst #933 = Int_CVTSI2SS64rm
5118  { 934,	3,	1,	0,	0,	"Int_CVTSI2SS64rr", 0, 0x54002c05ULL, NULL, NULL, OperandInfo134 },  // Inst #934 = Int_CVTSI2SS64rr
5119  { 935,	7,	1,	0,	0,	"Int_CVTSI2SSrm", 0|(1<<MCID::MayLoad), 0x54000c06ULL, NULL, NULL, OperandInfo32 },  // Inst #935 = Int_CVTSI2SSrm
5120  { 936,	3,	1,	0,	0,	"Int_CVTSI2SSrr", 0, 0x54000c05ULL, NULL, NULL, OperandInfo135 },  // Inst #936 = Int_CVTSI2SSrr
5121  { 937,	7,	1,	0,	0,	"Int_CVTSS2SDrm", 0|(1<<MCID::MayLoad), 0xb4000c06ULL, NULL, NULL, OperandInfo32 },  // Inst #937 = Int_CVTSS2SDrm
5122  { 938,	3,	1,	0,	0,	"Int_CVTSS2SDrr", 0, 0xb4000c05ULL, NULL, NULL, OperandInfo33 },  // Inst #938 = Int_CVTSS2SDrr
5123  { 939,	6,	1,	0,	0,	"Int_CVTTSD2SI64rm", 0|(1<<MCID::MayLoad), 0x58002b06ULL, NULL, NULL, OperandInfo13 },  // Inst #939 = Int_CVTTSD2SI64rm
5124  { 940,	2,	1,	0,	0,	"Int_CVTTSD2SI64rr", 0, 0x58002b05ULL, NULL, NULL, OperandInfo97 },  // Inst #940 = Int_CVTTSD2SI64rr
5125  { 941,	6,	1,	0,	0,	"Int_CVTTSD2SIrm", 0|(1<<MCID::MayLoad), 0x58000b06ULL, NULL, NULL, OperandInfo12 },  // Inst #941 = Int_CVTTSD2SIrm
5126  { 942,	2,	1,	0,	0,	"Int_CVTTSD2SIrr", 0, 0x58000b05ULL, NULL, NULL, OperandInfo98 },  // Inst #942 = Int_CVTTSD2SIrr
5127  { 943,	6,	1,	0,	0,	"Int_CVTTSS2SI64rm", 0|(1<<MCID::MayLoad), 0x58002c06ULL, NULL, NULL, OperandInfo13 },  // Inst #943 = Int_CVTTSS2SI64rm
5128  { 944,	2,	1,	0,	0,	"Int_CVTTSS2SI64rr", 0, 0x58002c05ULL, NULL, NULL, OperandInfo97 },  // Inst #944 = Int_CVTTSS2SI64rr
5129  { 945,	6,	1,	0,	0,	"Int_CVTTSS2SIrm", 0|(1<<MCID::MayLoad), 0x58000c06ULL, NULL, NULL, OperandInfo12 },  // Inst #945 = Int_CVTTSS2SIrm
5130  { 946,	2,	1,	0,	0,	"Int_CVTTSS2SIrr", 0, 0x58000c05ULL, NULL, NULL, OperandInfo98 },  // Inst #946 = Int_CVTTSS2SIrr
5131  { 947,	0,	0,	0,	0,	"Int_MemBarrier", 0|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, 0 },  // Inst #947 = Int_MemBarrier
5132  { 948,	1,	0,	0,	0,	"Int_MemBarrierNoSSE64", 0|(1<<MCID::UnmodeledSideEffects), 0x12102011ULL, NULL, ImplicitList6, OperandInfo74 },  // Inst #948 = Int_MemBarrierNoSSE64
5133  { 949,	6,	0,	0,	0,	"Int_UCOMISDrm", 0|(1<<MCID::MayLoad), 0x5d000146ULL, NULL, ImplicitList1, OperandInfo47 },  // Inst #949 = Int_UCOMISDrm
5134  { 950,	2,	0,	0,	0,	"Int_UCOMISDrr", 0, 0x5d000145ULL, NULL, ImplicitList1, OperandInfo48 },  // Inst #950 = Int_UCOMISDrr
5135  { 951,	6,	0,	0,	0,	"Int_UCOMISSrm", 0|(1<<MCID::MayLoad), 0x5c800106ULL, NULL, ImplicitList1, OperandInfo47 },  // Inst #951 = Int_UCOMISSrm
5136  { 952,	2,	0,	0,	0,	"Int_UCOMISSrr", 0, 0x5c800105ULL, NULL, ImplicitList1, OperandInfo48 },  // Inst #952 = Int_UCOMISSrr
5137  { 953,	8,	1,	0,	0,	"Int_VCMPSDrm", 0|(1<<MCID::MayLoad), 0xb84004b06ULL, NULL, NULL, OperandInfo136 },  // Inst #953 = Int_VCMPSDrm
5138  { 954,	4,	1,	0,	0,	"Int_VCMPSDrr", 0, 0xb84004b05ULL, NULL, NULL, OperandInfo86 },  // Inst #954 = Int_VCMPSDrr
5139  { 955,	8,	1,	0,	0,	"Int_VCMPSSrm", 0|(1<<MCID::MayLoad), 0xb84004c06ULL, NULL, NULL, OperandInfo136 },  // Inst #955 = Int_VCMPSSrm
5140  { 956,	4,	1,	0,	0,	"Int_VCMPSSrr", 0, 0xb84004c05ULL, NULL, NULL, OperandInfo86 },  // Inst #956 = Int_VCMPSSrr
5141  { 957,	6,	0,	0,	0,	"Int_VCOMISDrm", 0|(1<<MCID::MayLoad), 0x25f000146ULL, NULL, ImplicitList1, OperandInfo47 },  // Inst #957 = Int_VCOMISDrm
5142  { 958,	2,	0,	0,	0,	"Int_VCOMISDrr", 0, 0x25f000145ULL, NULL, ImplicitList1, OperandInfo48 },  // Inst #958 = Int_VCOMISDrr
5143  { 959,	6,	0,	0,	0,	"Int_VCOMISSrm", 0|(1<<MCID::MayLoad), 0x25e800106ULL, NULL, ImplicitList1, OperandInfo47 },  // Inst #959 = Int_VCOMISSrm
5144  { 960,	2,	0,	0,	0,	"Int_VCOMISSrr", 0, 0x25e800105ULL, NULL, ImplicitList1, OperandInfo48 },  // Inst #960 = Int_VCOMISSrr
5145  { 961,	6,	1,	0,	0,	"Int_VCVTDQ2PDrm", 0|(1<<MCID::MayLoad), 0x3cc000c06ULL, NULL, NULL, OperandInfo47 },  // Inst #961 = Int_VCVTDQ2PDrm
5146  { 962,	2,	1,	0,	0,	"Int_VCVTDQ2PDrr", 0, 0x3cc000c05ULL, NULL, NULL, OperandInfo48 },  // Inst #962 = Int_VCVTDQ2PDrr
5147  { 963,	6,	1,	0,	0,	"Int_VCVTDQ2PSrm", 0|(1<<MCID::MayLoad), 0x2b6000106ULL, NULL, NULL, OperandInfo47 },  // Inst #963 = Int_VCVTDQ2PSrm
5148  { 964,	2,	1,	0,	0,	"Int_VCVTDQ2PSrr", 0, 0x2b6000105ULL, NULL, NULL, OperandInfo48 },  // Inst #964 = Int_VCVTDQ2PSrr
5149  { 965,	6,	1,	0,	0,	"Int_VCVTPD2DQrm", 0|(1<<MCID::MayLoad), 0x3cc000b06ULL, NULL, NULL, OperandInfo47 },  // Inst #965 = Int_VCVTPD2DQrm
5150  { 966,	2,	1,	0,	0,	"Int_VCVTPD2DQrr", 0, 0x3cc000b05ULL, NULL, NULL, OperandInfo48 },  // Inst #966 = Int_VCVTPD2DQrr
5151  { 967,	6,	1,	0,	0,	"Int_VCVTPD2PSrm", 0|(1<<MCID::MayLoad), 0xb5000146ULL, NULL, NULL, OperandInfo47 },  // Inst #967 = Int_VCVTPD2PSrm
5152  { 968,	2,	1,	0,	0,	"Int_VCVTPD2PSrr", 0, 0xb5000145ULL, NULL, NULL, OperandInfo48 },  // Inst #968 = Int_VCVTPD2PSrr
5153  { 969,	6,	1,	0,	0,	"Int_VCVTPS2DQrm", 0|(1<<MCID::MayLoad), 0x2b7000146ULL, NULL, NULL, OperandInfo47 },  // Inst #969 = Int_VCVTPS2DQrm
5154  { 970,	2,	1,	0,	0,	"Int_VCVTPS2DQrr", 0, 0x2b7000145ULL, NULL, NULL, OperandInfo48 },  // Inst #970 = Int_VCVTPS2DQrr
5155  { 971,	6,	1,	0,	0,	"Int_VCVTPS2PDrm", 0|(1<<MCID::MayLoad), 0x2b4000106ULL, NULL, NULL, OperandInfo47 },  // Inst #971 = Int_VCVTPS2PDrm
5156  { 972,	2,	1,	0,	0,	"Int_VCVTPS2PDrr", 0, 0x2b4000105ULL, NULL, NULL, OperandInfo48 },  // Inst #972 = Int_VCVTPS2PDrr
5157  { 973,	6,	1,	0,	0,	"Int_VCVTSD2SI64rm", 0|(1<<MCID::MayLoad), 0x65a000b06ULL, NULL, NULL, OperandInfo13 },  // Inst #973 = Int_VCVTSD2SI64rm
5158  { 974,	2,	1,	0,	0,	"Int_VCVTSD2SI64rr", 0, 0x65a000b05ULL, NULL, NULL, OperandInfo97 },  // Inst #974 = Int_VCVTSD2SI64rr
5159  { 975,	6,	1,	0,	0,	"Int_VCVTSD2SIrm", 0|(1<<MCID::MayLoad), 0x25a000b06ULL, NULL, NULL, OperandInfo12 },  // Inst #975 = Int_VCVTSD2SIrm
5160  { 976,	2,	1,	0,	0,	"Int_VCVTSD2SIrr", 0, 0x25a000b05ULL, NULL, NULL, OperandInfo98 },  // Inst #976 = Int_VCVTSD2SIrr
5161  { 977,	7,	1,	0,	0,	"Int_VCVTSD2SSrm", 0|(1<<MCID::MayLoad), 0xab4000c06ULL, NULL, NULL, OperandInfo137 },  // Inst #977 = Int_VCVTSD2SSrm
5162  { 978,	3,	1,	0,	0,	"Int_VCVTSD2SSrr", 0, 0xab4000c05ULL, NULL, NULL, OperandInfo138 },  // Inst #978 = Int_VCVTSD2SSrr
5163  { 979,	7,	1,	0,	0,	"Int_VCVTSI2SD64rm", 0|(1<<MCID::MayLoad), 0xe54000b06ULL, NULL, NULL, OperandInfo137 },  // Inst #979 = Int_VCVTSI2SD64rm
5164  { 980,	3,	1,	0,	0,	"Int_VCVTSI2SD64rr", 0, 0xe54000b05ULL, NULL, NULL, OperandInfo139 },  // Inst #980 = Int_VCVTSI2SD64rr
5165  { 981,	7,	1,	0,	0,	"Int_VCVTSI2SDrm", 0|(1<<MCID::MayLoad), 0xa54000b06ULL, NULL, NULL, OperandInfo137 },  // Inst #981 = Int_VCVTSI2SDrm
5166  { 982,	3,	1,	0,	0,	"Int_VCVTSI2SDrr", 0, 0xa54000b05ULL, NULL, NULL, OperandInfo140 },  // Inst #982 = Int_VCVTSI2SDrr
5167  { 983,	7,	1,	0,	0,	"Int_VCVTSI2SS64rm", 0|(1<<MCID::MayLoad), 0xe54000c06ULL, NULL, NULL, OperandInfo137 },  // Inst #983 = Int_VCVTSI2SS64rm
5168  { 984,	3,	1,	0,	0,	"Int_VCVTSI2SS64rr", 0, 0xe54000c05ULL, NULL, NULL, OperandInfo139 },  // Inst #984 = Int_VCVTSI2SS64rr
5169  { 985,	7,	1,	0,	0,	"Int_VCVTSI2SSrm", 0|(1<<MCID::MayLoad), 0xa54000c06ULL, NULL, NULL, OperandInfo137 },  // Inst #985 = Int_VCVTSI2SSrm
5170  { 986,	3,	1,	0,	0,	"Int_VCVTSI2SSrr", 0, 0xa54000c05ULL, NULL, NULL, OperandInfo140 },  // Inst #986 = Int_VCVTSI2SSrr
5171  { 987,	7,	1,	0,	0,	"Int_VCVTSS2SDrm", 0|(1<<MCID::MayLoad), 0xab4000c06ULL, NULL, NULL, OperandInfo137 },  // Inst #987 = Int_VCVTSS2SDrm
5172  { 988,	3,	1,	0,	0,	"Int_VCVTSS2SDrr", 0, 0xab4000c05ULL, NULL, NULL, OperandInfo138 },  // Inst #988 = Int_VCVTSS2SDrr
5173  { 989,	6,	1,	0,	0,	"Int_VCVTTPS2DQrm", 0|(1<<MCID::MayLoad), 0x2b6000c06ULL, NULL, NULL, OperandInfo47 },  // Inst #989 = Int_VCVTTPS2DQrm
5174  { 990,	2,	1,	0,	0,	"Int_VCVTTPS2DQrr", 0, 0x2b6000c05ULL, NULL, NULL, OperandInfo48 },  // Inst #990 = Int_VCVTTPS2DQrr
5175  { 991,	6,	1,	0,	0,	"Int_VCVTTSD2SI64rm", 0|(1<<MCID::MayLoad), 0x658000b06ULL, NULL, NULL, OperandInfo13 },  // Inst #991 = Int_VCVTTSD2SI64rm
5176  { 992,	2,	1,	0,	0,	"Int_VCVTTSD2SI64rr", 0, 0x658000b05ULL, NULL, NULL, OperandInfo97 },  // Inst #992 = Int_VCVTTSD2SI64rr
5177  { 993,	6,	1,	0,	0,	"Int_VCVTTSD2SIrm", 0|(1<<MCID::MayLoad), 0x258000b06ULL, NULL, NULL, OperandInfo12 },  // Inst #993 = Int_VCVTTSD2SIrm
5178  { 994,	2,	1,	0,	0,	"Int_VCVTTSD2SIrr", 0, 0x258000b05ULL, NULL, NULL, OperandInfo98 },  // Inst #994 = Int_VCVTTSD2SIrr
5179  { 995,	6,	1,	0,	0,	"Int_VCVTTSS2SI64rm", 0|(1<<MCID::MayLoad), 0x658000c06ULL, NULL, NULL, OperandInfo13 },  // Inst #995 = Int_VCVTTSS2SI64rm
5180  { 996,	2,	1,	0,	0,	"Int_VCVTTSS2SI64rr", 0, 0x658000c05ULL, NULL, NULL, OperandInfo97 },  // Inst #996 = Int_VCVTTSS2SI64rr
5181  { 997,	6,	1,	0,	0,	"Int_VCVTTSS2SIrm", 0|(1<<MCID::MayLoad), 0x258000c06ULL, NULL, NULL, OperandInfo12 },  // Inst #997 = Int_VCVTTSS2SIrm
5182  { 998,	2,	1,	0,	0,	"Int_VCVTTSS2SIrr", 0, 0x258000c05ULL, NULL, NULL, OperandInfo98 },  // Inst #998 = Int_VCVTTSS2SIrr
5183  { 999,	6,	0,	0,	0,	"Int_VUCOMISDrm", 0|(1<<MCID::MayLoad), 0x25d000146ULL, NULL, ImplicitList1, OperandInfo47 },  // Inst #999 = Int_VUCOMISDrm
5184  { 1000,	2,	0,	0,	0,	"Int_VUCOMISDrr", 0, 0x25d000145ULL, NULL, ImplicitList1, OperandInfo48 },  // Inst #1000 = Int_VUCOMISDrr
5185  { 1001,	6,	0,	0,	0,	"Int_VUCOMISSrm", 0|(1<<MCID::MayLoad), 0x25c800106ULL, NULL, ImplicitList1, OperandInfo47 },  // Inst #1001 = Int_VUCOMISSrm
5186  { 1002,	2,	0,	0,	0,	"Int_VUCOMISSrr", 0, 0x25c800105ULL, NULL, ImplicitList1, OperandInfo48 },  // Inst #1002 = Int_VUCOMISSrr
5187  { 1003,	1,	0,	0,	0,	"JAE_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xe6008001ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1003 = JAE_1
5188  { 1004,	1,	0,	0,	0,	"JAE_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x106018101ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1004 = JAE_4
5189  { 1005,	1,	0,	0,	0,	"JA_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xee008001ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1005 = JA_1
5190  { 1006,	1,	0,	0,	0,	"JA_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x10e018101ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1006 = JA_4
5191  { 1007,	1,	0,	0,	0,	"JBE_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xec008001ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1007 = JBE_1
5192  { 1008,	1,	0,	0,	0,	"JBE_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x10c018101ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1008 = JBE_4
5193  { 1009,	1,	0,	0,	0,	"JB_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xe4008001ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1009 = JB_1
5194  { 1010,	1,	0,	0,	0,	"JB_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x104018101ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1010 = JB_4
5195  { 1011,	1,	0,	0,	0,	"JCXZ", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x1c6008081ULL, ImplicitList24, NULL, OperandInfo73 },  // Inst #1011 = JCXZ
5196  { 1012,	1,	0,	0,	0,	"JECXZ_32", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x1c6008001ULL, ImplicitList25, NULL, OperandInfo73 },  // Inst #1012 = JECXZ_32
5197  { 1013,	1,	0,	0,	0,	"JECXZ_64", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x1c6008081ULL, ImplicitList25, NULL, OperandInfo73 },  // Inst #1013 = JECXZ_64
5198  { 1014,	1,	0,	0,	0,	"JE_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xe8008001ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1014 = JE_1
5199  { 1015,	1,	0,	0,	0,	"JE_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x108018101ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1015 = JE_4
5200  { 1016,	1,	0,	0,	0,	"JGE_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xfa008001ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1016 = JGE_1
5201  { 1017,	1,	0,	0,	0,	"JGE_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x11a018101ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1017 = JGE_4
5202  { 1018,	1,	0,	0,	0,	"JG_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xfe008001ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1018 = JG_1
5203  { 1019,	1,	0,	0,	0,	"JG_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x11e018101ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1019 = JG_4
5204  { 1020,	1,	0,	0,	0,	"JLE_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xfc008001ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1020 = JLE_1
5205  { 1021,	1,	0,	0,	0,	"JLE_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x11c018101ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1021 = JLE_4
5206  { 1022,	1,	0,	0,	0,	"JL_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xf8008001ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1022 = JL_1
5207  { 1023,	1,	0,	0,	0,	"JL_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x118018101ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1023 = JL_4
5208  { 1024,	5,	0,	0,	0,	"JMP32m", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::MayLoad)|(1<<MCID::Terminator), 0x1fe00001cULL, NULL, NULL, OperandInfo38 },  // Inst #1024 = JMP32m
5209  { 1025,	1,	0,	0,	0,	"JMP32r", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x1fe000014ULL, NULL, NULL, OperandInfo72 },  // Inst #1025 = JMP32r
5210  { 1026,	5,	0,	0,	0,	"JMP64m", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::MayLoad)|(1<<MCID::Terminator), 0x1fe00001cULL, NULL, NULL, OperandInfo38 },  // Inst #1026 = JMP64m
5211  { 1027,	1,	0,	0,	0,	"JMP64pcrel32", 0|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x1d2000001ULL, NULL, NULL, OperandInfo73 },  // Inst #1027 = JMP64pcrel32
5212  { 1028,	1,	0,	0,	0,	"JMP64r", 0|(1<<MCID::Branch)|(1<<MCID::IndirectBranch)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x1fe000014ULL, NULL, NULL, OperandInfo74 },  // Inst #1028 = JMP64r
5213  { 1029,	1,	0,	0,	0,	"JMP_1", 0|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x1d6008001ULL, NULL, NULL, OperandInfo73 },  // Inst #1029 = JMP_1
5214  { 1030,	1,	0,	0,	0,	"JMP_4", 0|(1<<MCID::Branch)|(1<<MCID::Barrier)|(1<<MCID::Terminator), 0x1d2018001ULL, NULL, NULL, OperandInfo73 },  // Inst #1030 = JMP_4
5215  { 1031,	1,	0,	0,	0,	"JNE_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xea008001ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1031 = JNE_1
5216  { 1032,	1,	0,	0,	0,	"JNE_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x10a018101ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1032 = JNE_4
5217  { 1033,	1,	0,	0,	0,	"JNO_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xe2008001ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1033 = JNO_1
5218  { 1034,	1,	0,	0,	0,	"JNO_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x102018101ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1034 = JNO_4
5219  { 1035,	1,	0,	0,	0,	"JNP_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xf6008001ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1035 = JNP_1
5220  { 1036,	1,	0,	0,	0,	"JNP_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x116018101ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1036 = JNP_4
5221  { 1037,	1,	0,	0,	0,	"JNS_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xf2008001ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1037 = JNS_1
5222  { 1038,	1,	0,	0,	0,	"JNS_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x112018101ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1038 = JNS_4
5223  { 1039,	1,	0,	0,	0,	"JO_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xe0008001ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1039 = JO_1
5224  { 1040,	1,	0,	0,	0,	"JO_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x100018101ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1040 = JO_4
5225  { 1041,	1,	0,	0,	0,	"JP_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xf4008001ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1041 = JP_1
5226  { 1042,	1,	0,	0,	0,	"JP_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x114018101ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1042 = JP_4
5227  { 1043,	1,	0,	0,	0,	"JRCXZ", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x1c6008001ULL, ImplicitList26, NULL, OperandInfo73 },  // Inst #1043 = JRCXZ
5228  { 1044,	1,	0,	0,	0,	"JS_1", 0|(1<<MCID::Branch)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0xf0008001ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1044 = JS_1
5229  { 1045,	1,	0,	0,	0,	"JS_4", 0|(1<<MCID::Branch)|(1<<MCID::Terminator), 0x110018101ULL, ImplicitList1, NULL, OperandInfo73 },  // Inst #1045 = JS_4
5230  { 1046,	0,	0,	0,	0,	"LAHF", 0, 0x13e000001ULL, ImplicitList1, ImplicitList27, 0 },  // Inst #1046 = LAHF
5231  { 1047,	6,	1,	0,	0,	"LAR16rm", 0|(1<<MCID::UnmodeledSideEffects), 0x4000146ULL, NULL, NULL, OperandInfo11 },  // Inst #1047 = LAR16rm
5232  { 1048,	2,	1,	0,	0,	"LAR16rr", 0|(1<<MCID::UnmodeledSideEffects), 0x4000145ULL, NULL, NULL, OperandInfo55 },  // Inst #1048 = LAR16rr
5233  { 1049,	6,	1,	0,	0,	"LAR32rm", 0|(1<<MCID::UnmodeledSideEffects), 0x4000106ULL, NULL, NULL, OperandInfo12 },  // Inst #1049 = LAR32rm
5234  { 1050,	2,	1,	0,	0,	"LAR32rr", 0|(1<<MCID::UnmodeledSideEffects), 0x4000105ULL, NULL, NULL, OperandInfo65 },  // Inst #1050 = LAR32rr
5235  { 1051,	6,	1,	0,	0,	"LAR64rm", 0|(1<<MCID::UnmodeledSideEffects), 0x4002106ULL, NULL, NULL, OperandInfo13 },  // Inst #1051 = LAR64rm
5236  { 1052,	2,	1,	0,	0,	"LAR64rr", 0|(1<<MCID::UnmodeledSideEffects), 0x4002105ULL, NULL, NULL, OperandInfo141 },  // Inst #1052 = LAR64rr
5237  { 1053,	6,	0,	0,	0,	"LCMPXCHG16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x162100144ULL, ImplicitList2, ImplicitList28, OperandInfo16 },  // Inst #1053 = LCMPXCHG16
5238  { 1054,	5,	0,	0,	0,	"LCMPXCHG16B", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x18e102119ULL, ImplicitList16, ImplicitList17, OperandInfo38 },  // Inst #1054 = LCMPXCHG16B
5239  { 1055,	6,	0,	0,	0,	"LCMPXCHG32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x162100104ULL, ImplicitList3, ImplicitList29, OperandInfo20 },  // Inst #1055 = LCMPXCHG32
5240  { 1056,	6,	0,	0,	0,	"LCMPXCHG64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x162102104ULL, ImplicitList4, ImplicitList30, OperandInfo24 },  // Inst #1056 = LCMPXCHG64
5241  { 1057,	6,	0,	0,	0,	"LCMPXCHG8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x160100104ULL, ImplicitList5, ImplicitList31, OperandInfo28 },  // Inst #1057 = LCMPXCHG8
5242  { 1058,	5,	0,	0,	0,	"LCMPXCHG8B", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x18e100119ULL, ImplicitList10, ImplicitList18, OperandInfo38 },  // Inst #1058 = LCMPXCHG8B
5243  { 1059,	6,	1,	0,	0,	"LDDQUrm", 0|(1<<MCID::MayLoad), 0x1e1000b06ULL, NULL, NULL, OperandInfo47 },  // Inst #1059 = LDDQUrm
5244  { 1060,	5,	0,	0,	0,	"LDMXCSR", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x15c80011aULL, NULL, NULL, OperandInfo38 },  // Inst #1060 = LDMXCSR
5245  { 1061,	6,	1,	0,	0,	"LDS16rm", 0|(1<<MCID::UnmodeledSideEffects), 0x18a000046ULL, NULL, NULL, OperandInfo11 },  // Inst #1061 = LDS16rm
5246  { 1062,	6,	1,	0,	0,	"LDS32rm", 0|(1<<MCID::UnmodeledSideEffects), 0x18a000006ULL, NULL, NULL, OperandInfo12 },  // Inst #1062 = LDS32rm
5247  { 1063,	0,	0,	0,	0,	"LD_F0", 0|(1<<MCID::UnmodeledSideEffects), 0x1dc000401ULL, NULL, NULL, 0 },  // Inst #1063 = LD_F0
5248  { 1064,	0,	0,	0,	0,	"LD_F1", 0|(1<<MCID::UnmodeledSideEffects), 0x1d0000401ULL, NULL, NULL, 0 },  // Inst #1064 = LD_F1
5249  { 1065,	5,	0,	0,	0,	"LD_F32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b2000018ULL, NULL, NULL, OperandInfo38 },  // Inst #1065 = LD_F32m
5250  { 1066,	5,	0,	0,	0,	"LD_F64m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1ba000018ULL, NULL, NULL, OperandInfo38 },  // Inst #1066 = LD_F64m
5251  { 1067,	5,	0,	0,	0,	"LD_F80m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b600001dULL, NULL, NULL, OperandInfo38 },  // Inst #1067 = LD_F80m
5252  { 1068,	1,	1,	0,	0,	"LD_Fp032", 0|(1<<MCID::Rematerializable), 0x20000ULL, NULL, NULL, OperandInfo142 },  // Inst #1068 = LD_Fp032
5253  { 1069,	1,	1,	0,	0,	"LD_Fp064", 0|(1<<MCID::Rematerializable), 0x20000ULL, NULL, NULL, OperandInfo143 },  // Inst #1069 = LD_Fp064
5254  { 1070,	1,	1,	0,	0,	"LD_Fp080", 0|(1<<MCID::Rematerializable), 0x20000ULL, NULL, NULL, OperandInfo120 },  // Inst #1070 = LD_Fp080
5255  { 1071,	1,	1,	0,	0,	"LD_Fp132", 0|(1<<MCID::Rematerializable), 0x20000ULL, NULL, NULL, OperandInfo142 },  // Inst #1071 = LD_Fp132
5256  { 1072,	1,	1,	0,	0,	"LD_Fp164", 0|(1<<MCID::Rematerializable), 0x20000ULL, NULL, NULL, OperandInfo143 },  // Inst #1072 = LD_Fp164
5257  { 1073,	1,	1,	0,	0,	"LD_Fp180", 0|(1<<MCID::Rematerializable), 0x20000ULL, NULL, NULL, OperandInfo120 },  // Inst #1073 = LD_Fp180
5258  { 1074,	6,	1,	0,	0,	"LD_Fp32m", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x20000ULL, NULL, NULL, OperandInfo125 },  // Inst #1074 = LD_Fp32m
5259  { 1075,	6,	1,	0,	0,	"LD_Fp32m64", 0|(1<<MCID::MayLoad), 0x20000ULL, NULL, NULL, OperandInfo126 },  // Inst #1075 = LD_Fp32m64
5260  { 1076,	6,	1,	0,	0,	"LD_Fp32m80", 0|(1<<MCID::MayLoad), 0x20000ULL, NULL, NULL, OperandInfo127 },  // Inst #1076 = LD_Fp32m80
5261  { 1077,	6,	1,	0,	0,	"LD_Fp64m", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x20000ULL, NULL, NULL, OperandInfo126 },  // Inst #1077 = LD_Fp64m
5262  { 1078,	6,	1,	0,	0,	"LD_Fp64m80", 0|(1<<MCID::MayLoad), 0x20000ULL, NULL, NULL, OperandInfo127 },  // Inst #1078 = LD_Fp64m80
5263  { 1079,	6,	1,	0,	0,	"LD_Fp80m", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x20000ULL, NULL, NULL, OperandInfo127 },  // Inst #1079 = LD_Fp80m
5264  { 1080,	1,	0,	0,	0,	"LD_Frr", 0|(1<<MCID::UnmodeledSideEffects), 0x180000402ULL, NULL, NULL, OperandInfo39 },  // Inst #1080 = LD_Frr
5265  { 1081,	6,	1,	0,	0,	"LEA16r", 0, 0x11a000046ULL, NULL, NULL, OperandInfo11 },  // Inst #1081 = LEA16r
5266  { 1082,	6,	1,	0,	0,	"LEA32r", 0|(1<<MCID::Rematerializable), 0x11a000006ULL, NULL, NULL, OperandInfo12 },  // Inst #1082 = LEA32r
5267  { 1083,	6,	1,	0,	0,	"LEA64_32r", 0, 0x11a000006ULL, NULL, NULL, OperandInfo144 },  // Inst #1083 = LEA64_32r
5268  { 1084,	6,	1,	0,	0,	"LEA64r", 0|(1<<MCID::Rematerializable), 0x11a002006ULL, NULL, NULL, OperandInfo13 },  // Inst #1084 = LEA64r
5269  { 1085,	0,	0,	0,	0,	"LEAVE", 0|(1<<MCID::MayLoad), 0x192000001ULL, ImplicitList32, ImplicitList32, 0 },  // Inst #1085 = LEAVE
5270  { 1086,	0,	0,	0,	0,	"LEAVE64", 0|(1<<MCID::MayLoad), 0x192000001ULL, ImplicitList33, ImplicitList33, 0 },  // Inst #1086 = LEAVE64
5271  { 1087,	6,	1,	0,	0,	"LES16rm", 0|(1<<MCID::UnmodeledSideEffects), 0x188000046ULL, NULL, NULL, OperandInfo11 },  // Inst #1087 = LES16rm
5272  { 1088,	6,	1,	0,	0,	"LES32rm", 0|(1<<MCID::UnmodeledSideEffects), 0x188000006ULL, NULL, NULL, OperandInfo12 },  // Inst #1088 = LES32rm
5273  { 1089,	0,	0,	0,	0,	"LFENCE", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x15c000127ULL, NULL, NULL, 0 },  // Inst #1089 = LFENCE
5274  { 1090,	6,	1,	0,	0,	"LFS16rm", 0|(1<<MCID::UnmodeledSideEffects), 0x168000146ULL, NULL, NULL, OperandInfo11 },  // Inst #1090 = LFS16rm
5275  { 1091,	6,	1,	0,	0,	"LFS32rm", 0|(1<<MCID::UnmodeledSideEffects), 0x168000106ULL, NULL, NULL, OperandInfo12 },  // Inst #1091 = LFS32rm
5276  { 1092,	6,	1,	0,	0,	"LFS64rm", 0|(1<<MCID::UnmodeledSideEffects), 0x168002106ULL, NULL, NULL, OperandInfo13 },  // Inst #1092 = LFS64rm
5277  { 1093,	5,	0,	0,	0,	"LGDT16m", 0|(1<<MCID::UnmodeledSideEffects), 0x200015aULL, NULL, NULL, OperandInfo38 },  // Inst #1093 = LGDT16m
5278  { 1094,	5,	0,	0,	0,	"LGDTm", 0|(1<<MCID::UnmodeledSideEffects), 0x200011aULL, NULL, NULL, OperandInfo38 },  // Inst #1094 = LGDTm
5279  { 1095,	6,	1,	0,	0,	"LGS16rm", 0|(1<<MCID::UnmodeledSideEffects), 0x16a000146ULL, NULL, NULL, OperandInfo11 },  // Inst #1095 = LGS16rm
5280  { 1096,	6,	1,	0,	0,	"LGS32rm", 0|(1<<MCID::UnmodeledSideEffects), 0x16a000106ULL, NULL, NULL, OperandInfo12 },  // Inst #1096 = LGS32rm
5281  { 1097,	6,	1,	0,	0,	"LGS64rm", 0|(1<<MCID::UnmodeledSideEffects), 0x16a002106ULL, NULL, NULL, OperandInfo13 },  // Inst #1097 = LGS64rm
5282  { 1098,	5,	0,	0,	0,	"LIDT16m", 0|(1<<MCID::UnmodeledSideEffects), 0x200015bULL, NULL, NULL, OperandInfo38 },  // Inst #1098 = LIDT16m
5283  { 1099,	5,	0,	0,	0,	"LIDTm", 0|(1<<MCID::UnmodeledSideEffects), 0x200011bULL, NULL, NULL, OperandInfo38 },  // Inst #1099 = LIDTm
5284  { 1100,	5,	0,	0,	0,	"LLDT16m", 0|(1<<MCID::UnmodeledSideEffects), 0x11aULL, NULL, NULL, OperandInfo38 },  // Inst #1100 = LLDT16m
5285  { 1101,	1,	0,	0,	0,	"LLDT16r", 0|(1<<MCID::UnmodeledSideEffects), 0x112ULL, NULL, NULL, OperandInfo113 },  // Inst #1101 = LLDT16r
5286  { 1102,	5,	0,	0,	0,	"LMSW16m", 0|(1<<MCID::UnmodeledSideEffects), 0x200011eULL, NULL, NULL, OperandInfo38 },  // Inst #1102 = LMSW16m
5287  { 1103,	1,	0,	0,	0,	"LMSW16r", 0|(1<<MCID::UnmodeledSideEffects), 0x2000116ULL, NULL, NULL, OperandInfo113 },  // Inst #1103 = LMSW16r
5288  { 1104,	6,	0,	0,	0,	"LOCK_ADD16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10210c018ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1104 = LOCK_ADD16mi
5289  { 1105,	6,	0,	0,	0,	"LOCK_ADD16mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x106104018ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1105 = LOCK_ADD16mi8
5290  { 1106,	6,	0,	0,	0,	"LOCK_ADD16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x2100044ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #1106 = LOCK_ADD16mr
5291  { 1107,	6,	0,	0,	0,	"LOCK_ADD32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x102114018ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1107 = LOCK_ADD32mi
5292  { 1108,	6,	0,	0,	0,	"LOCK_ADD32mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x106104018ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1108 = LOCK_ADD32mi8
5293  { 1109,	6,	0,	0,	0,	"LOCK_ADD32mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x2100004ULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #1109 = LOCK_ADD32mr
5294  { 1110,	6,	0,	0,	0,	"LOCK_ADD64mi32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x102116018ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1110 = LOCK_ADD64mi32
5295  { 1111,	6,	0,	0,	0,	"LOCK_ADD64mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x106106018ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1111 = LOCK_ADD64mi8
5296  { 1112,	6,	0,	0,	0,	"LOCK_ADD64mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x2102004ULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #1112 = LOCK_ADD64mr
5297  { 1113,	6,	0,	0,	0,	"LOCK_ADD8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x100104018ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1113 = LOCK_ADD8mi
5298  { 1114,	6,	0,	0,	0,	"LOCK_ADD8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x100004ULL, NULL, ImplicitList1, OperandInfo28 },  // Inst #1114 = LOCK_ADD8mr
5299  { 1115,	6,	0,	0,	0,	"LOCK_AND16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10210c01cULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1115 = LOCK_AND16mi
5300  { 1116,	6,	0,	0,	0,	"LOCK_AND16mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10610401cULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1116 = LOCK_AND16mi8
5301  { 1117,	6,	0,	0,	0,	"LOCK_AND16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x42100044ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #1117 = LOCK_AND16mr
5302  { 1118,	6,	0,	0,	0,	"LOCK_AND32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10211401cULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1118 = LOCK_AND32mi
5303  { 1119,	6,	0,	0,	0,	"LOCK_AND32mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10610401cULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1119 = LOCK_AND32mi8
5304  { 1120,	6,	0,	0,	0,	"LOCK_AND32mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x42100004ULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #1120 = LOCK_AND32mr
5305  { 1121,	6,	0,	0,	0,	"LOCK_AND64mi32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10211601cULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1121 = LOCK_AND64mi32
5306  { 1122,	6,	0,	0,	0,	"LOCK_AND64mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10610601cULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1122 = LOCK_AND64mi8
5307  { 1123,	6,	0,	0,	0,	"LOCK_AND64mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x42102004ULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #1123 = LOCK_AND64mr
5308  { 1124,	6,	0,	0,	0,	"LOCK_AND8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10010401cULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1124 = LOCK_AND8mi
5309  { 1125,	6,	0,	0,	0,	"LOCK_AND8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x40100004ULL, NULL, ImplicitList1, OperandInfo28 },  // Inst #1125 = LOCK_AND8mr
5310  { 1126,	5,	0,	0,	0,	"LOCK_DEC16m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1fe100059ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #1126 = LOCK_DEC16m
5311  { 1127,	5,	0,	0,	0,	"LOCK_DEC32m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1fe100019ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #1127 = LOCK_DEC32m
5312  { 1128,	5,	0,	0,	0,	"LOCK_DEC64m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1fe102019ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #1128 = LOCK_DEC64m
5313  { 1129,	5,	0,	0,	0,	"LOCK_DEC8m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1fc100019ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #1129 = LOCK_DEC8m
5314  { 1130,	5,	0,	0,	0,	"LOCK_INC16m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1fe100058ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #1130 = LOCK_INC16m
5315  { 1131,	5,	0,	0,	0,	"LOCK_INC32m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1fe100018ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #1131 = LOCK_INC32m
5316  { 1132,	5,	0,	0,	0,	"LOCK_INC64m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1fe102018ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #1132 = LOCK_INC64m
5317  { 1133,	5,	0,	0,	0,	"LOCK_INC8m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1fc100018ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #1133 = LOCK_INC8m
5318  { 1134,	6,	0,	0,	0,	"LOCK_OR16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10210c019ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1134 = LOCK_OR16mi
5319  { 1135,	6,	0,	0,	0,	"LOCK_OR16mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x106104019ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1135 = LOCK_OR16mi8
5320  { 1136,	6,	0,	0,	0,	"LOCK_OR16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x12100044ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #1136 = LOCK_OR16mr
5321  { 1137,	6,	0,	0,	0,	"LOCK_OR32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x102114019ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1137 = LOCK_OR32mi
5322  { 1138,	6,	0,	0,	0,	"LOCK_OR32mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x106104019ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1138 = LOCK_OR32mi8
5323  { 1139,	6,	0,	0,	0,	"LOCK_OR32mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x12100004ULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #1139 = LOCK_OR32mr
5324  { 1140,	6,	0,	0,	0,	"LOCK_OR64mi32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x102116019ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1140 = LOCK_OR64mi32
5325  { 1141,	6,	0,	0,	0,	"LOCK_OR64mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x106106019ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1141 = LOCK_OR64mi8
5326  { 1142,	6,	0,	0,	0,	"LOCK_OR64mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x12102004ULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #1142 = LOCK_OR64mr
5327  { 1143,	6,	0,	0,	0,	"LOCK_OR8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x100104019ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1143 = LOCK_OR8mi
5328  { 1144,	6,	0,	0,	0,	"LOCK_OR8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10100004ULL, NULL, ImplicitList1, OperandInfo28 },  // Inst #1144 = LOCK_OR8mr
5329  { 1145,	0,	0,	0,	0,	"LOCK_PREFIX", 0|(1<<MCID::UnmodeledSideEffects), 0x1e0000001ULL, NULL, NULL, 0 },  // Inst #1145 = LOCK_PREFIX
5330  { 1146,	6,	0,	0,	0,	"LOCK_SUB16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10210c01dULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1146 = LOCK_SUB16mi
5331  { 1147,	6,	0,	0,	0,	"LOCK_SUB16mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10610401dULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1147 = LOCK_SUB16mi8
5332  { 1148,	6,	0,	0,	0,	"LOCK_SUB16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x52100044ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #1148 = LOCK_SUB16mr
5333  { 1149,	6,	0,	0,	0,	"LOCK_SUB32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10211401dULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1149 = LOCK_SUB32mi
5334  { 1150,	6,	0,	0,	0,	"LOCK_SUB32mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10610401dULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1150 = LOCK_SUB32mi8
5335  { 1151,	6,	0,	0,	0,	"LOCK_SUB32mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x52100004ULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #1151 = LOCK_SUB32mr
5336  { 1152,	6,	0,	0,	0,	"LOCK_SUB64mi32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10211601dULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1152 = LOCK_SUB64mi32
5337  { 1153,	6,	0,	0,	0,	"LOCK_SUB64mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10610601dULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1153 = LOCK_SUB64mi8
5338  { 1154,	6,	0,	0,	0,	"LOCK_SUB64mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x52102004ULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #1154 = LOCK_SUB64mr
5339  { 1155,	6,	0,	0,	0,	"LOCK_SUB8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10010401dULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1155 = LOCK_SUB8mi
5340  { 1156,	6,	0,	0,	0,	"LOCK_SUB8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x50100004ULL, NULL, ImplicitList1, OperandInfo28 },  // Inst #1156 = LOCK_SUB8mr
5341  { 1157,	6,	0,	0,	0,	"LOCK_XOR16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10210c01eULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1157 = LOCK_XOR16mi
5342  { 1158,	6,	0,	0,	0,	"LOCK_XOR16mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10610401eULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1158 = LOCK_XOR16mi8
5343  { 1159,	6,	0,	0,	0,	"LOCK_XOR16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x62100044ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #1159 = LOCK_XOR16mr
5344  { 1160,	6,	0,	0,	0,	"LOCK_XOR32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10211401eULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1160 = LOCK_XOR32mi
5345  { 1161,	6,	0,	0,	0,	"LOCK_XOR32mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10610401eULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1161 = LOCK_XOR32mi8
5346  { 1162,	6,	0,	0,	0,	"LOCK_XOR32mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x62100004ULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #1162 = LOCK_XOR32mr
5347  { 1163,	6,	0,	0,	0,	"LOCK_XOR64mi32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10211601eULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1163 = LOCK_XOR64mi32
5348  { 1164,	6,	0,	0,	0,	"LOCK_XOR64mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10610601eULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1164 = LOCK_XOR64mi8
5349  { 1165,	6,	0,	0,	0,	"LOCK_XOR64mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x62102004ULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #1165 = LOCK_XOR64mr
5350  { 1166,	6,	0,	0,	0,	"LOCK_XOR8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x10010401eULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1166 = LOCK_XOR8mi
5351  { 1167,	6,	0,	0,	0,	"LOCK_XOR8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x60100004ULL, NULL, ImplicitList1, OperandInfo28 },  // Inst #1167 = LOCK_XOR8mr
5352  { 1168,	0,	0,	0,	0,	"LODSB", 0|(1<<MCID::UnmodeledSideEffects), 0x158000001ULL, NULL, NULL, 0 },  // Inst #1168 = LODSB
5353  { 1169,	0,	0,	0,	0,	"LODSD", 0|(1<<MCID::UnmodeledSideEffects), 0x15a000001ULL, NULL, NULL, 0 },  // Inst #1169 = LODSD
5354  { 1170,	0,	0,	0,	0,	"LODSQ", 0|(1<<MCID::UnmodeledSideEffects), 0x15a002001ULL, NULL, NULL, 0 },  // Inst #1170 = LODSQ
5355  { 1171,	0,	0,	0,	0,	"LODSW", 0|(1<<MCID::UnmodeledSideEffects), 0x15a000041ULL, NULL, NULL, 0 },  // Inst #1171 = LODSW
5356  { 1172,	1,	0,	0,	0,	"LOOP", 0|(1<<MCID::UnmodeledSideEffects), 0x1c4008001ULL, NULL, NULL, OperandInfo73 },  // Inst #1172 = LOOP
5357  { 1173,	1,	0,	0,	0,	"LOOPE", 0|(1<<MCID::UnmodeledSideEffects), 0x1c2008001ULL, NULL, NULL, OperandInfo73 },  // Inst #1173 = LOOPE
5358  { 1174,	1,	0,	0,	0,	"LOOPNE", 0|(1<<MCID::UnmodeledSideEffects), 0x1c0008001ULL, NULL, NULL, OperandInfo73 },  // Inst #1174 = LOOPNE
5359  { 1175,	1,	0,	0,	0,	"LRETI", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x1940ec001ULL, NULL, NULL, OperandInfo2 },  // Inst #1175 = LRETI
5360  { 1176,	1,	0,	0,	0,	"LRETIW", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x1940ec041ULL, NULL, NULL, OperandInfo2 },  // Inst #1176 = LRETIW
5361  { 1177,	0,	0,	0,	0,	"LRETL", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x1960e0001ULL, NULL, NULL, 0 },  // Inst #1177 = LRETL
5362  { 1178,	0,	0,	0,	0,	"LRETQ", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x1960e2001ULL, NULL, NULL, 0 },  // Inst #1178 = LRETQ
5363  { 1179,	6,	1,	0,	0,	"LSL16rm", 0|(1<<MCID::UnmodeledSideEffects), 0x6000146ULL, NULL, NULL, OperandInfo11 },  // Inst #1179 = LSL16rm
5364  { 1180,	2,	1,	0,	0,	"LSL16rr", 0|(1<<MCID::UnmodeledSideEffects), 0x6000145ULL, NULL, NULL, OperandInfo55 },  // Inst #1180 = LSL16rr
5365  { 1181,	6,	1,	0,	0,	"LSL32rm", 0|(1<<MCID::UnmodeledSideEffects), 0x6000106ULL, NULL, NULL, OperandInfo12 },  // Inst #1181 = LSL32rm
5366  { 1182,	2,	1,	0,	0,	"LSL32rr", 0|(1<<MCID::UnmodeledSideEffects), 0x6000105ULL, NULL, NULL, OperandInfo65 },  // Inst #1182 = LSL32rr
5367  { 1183,	6,	1,	0,	0,	"LSL64rm", 0|(1<<MCID::UnmodeledSideEffects), 0x6002106ULL, NULL, NULL, OperandInfo13 },  // Inst #1183 = LSL64rm
5368  { 1184,	2,	1,	0,	0,	"LSL64rr", 0|(1<<MCID::UnmodeledSideEffects), 0x6002105ULL, NULL, NULL, OperandInfo66 },  // Inst #1184 = LSL64rr
5369  { 1185,	6,	1,	0,	0,	"LSS16rm", 0|(1<<MCID::UnmodeledSideEffects), 0x164000146ULL, NULL, NULL, OperandInfo11 },  // Inst #1185 = LSS16rm
5370  { 1186,	6,	1,	0,	0,	"LSS32rm", 0|(1<<MCID::UnmodeledSideEffects), 0x164000106ULL, NULL, NULL, OperandInfo12 },  // Inst #1186 = LSS32rm
5371  { 1187,	6,	1,	0,	0,	"LSS64rm", 0|(1<<MCID::UnmodeledSideEffects), 0x164002106ULL, NULL, NULL, OperandInfo13 },  // Inst #1187 = LSS64rm
5372  { 1188,	5,	0,	0,	0,	"LTRm", 0|(1<<MCID::UnmodeledSideEffects), 0x11bULL, NULL, NULL, OperandInfo38 },  // Inst #1188 = LTRm
5373  { 1189,	1,	0,	0,	0,	"LTRr", 0|(1<<MCID::UnmodeledSideEffects), 0x113ULL, NULL, NULL, OperandInfo113 },  // Inst #1189 = LTRr
5374  { 1190,	7,	1,	0,	0,	"LXADD16", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x182100146ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #1190 = LXADD16
5375  { 1191,	7,	1,	0,	0,	"LXADD32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x182100106ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #1191 = LXADD32
5376  { 1192,	7,	1,	0,	0,	"LXADD64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x182102106ULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #1192 = LXADD64
5377  { 1193,	7,	1,	0,	0,	"LXADD8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x180100106ULL, NULL, ImplicitList1, OperandInfo30 },  // Inst #1193 = LXADD8
5378  { 1194,	6,	1,	0,	0,	"LZCNT16rm", 0|(1<<MCID::MayLoad), 0x17a000c46ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1194 = LZCNT16rm
5379  { 1195,	2,	1,	0,	0,	"LZCNT16rr", 0, 0x17a000c45ULL, NULL, ImplicitList1, OperandInfo55 },  // Inst #1195 = LZCNT16rr
5380  { 1196,	6,	1,	0,	0,	"LZCNT32rm", 0|(1<<MCID::MayLoad), 0x17a000c06ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #1196 = LZCNT32rm
5381  { 1197,	2,	1,	0,	0,	"LZCNT32rr", 0, 0x17a000c05ULL, NULL, ImplicitList1, OperandInfo65 },  // Inst #1197 = LZCNT32rr
5382  { 1198,	6,	1,	0,	0,	"LZCNT64rm", 0|(1<<MCID::MayLoad), 0x17a002c06ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #1198 = LZCNT64rm
5383  { 1199,	2,	1,	0,	0,	"LZCNT64rr", 0, 0x17a002c05ULL, NULL, ImplicitList1, OperandInfo66 },  // Inst #1199 = LZCNT64rr
5384  { 1200,	2,	0,	0,	0,	"MASKMOVDQU", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1ef800145ULL, ImplicitList34, NULL, OperandInfo48 },  // Inst #1200 = MASKMOVDQU
5385  { 1201,	2,	0,	0,	0,	"MASKMOVDQU64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1ef800145ULL, ImplicitList35, NULL, OperandInfo48 },  // Inst #1201 = MASKMOVDQU64
5386  { 1202,	7,	1,	0,	0,	"MAXPDrm", 0|(1<<MCID::MayLoad), 0xbf000146ULL, NULL, NULL, OperandInfo32 },  // Inst #1202 = MAXPDrm
5387  { 1203,	7,	1,	0,	0,	"MAXPDrm_Int", 0|(1<<MCID::MayLoad), 0xbf000146ULL, NULL, NULL, OperandInfo32 },  // Inst #1203 = MAXPDrm_Int
5388  { 1204,	3,	1,	0,	0,	"MAXPDrr", 0, 0xbf000145ULL, NULL, NULL, OperandInfo33 },  // Inst #1204 = MAXPDrr
5389  { 1205,	3,	1,	0,	0,	"MAXPDrr_Int", 0, 0xbf000145ULL, NULL, NULL, OperandInfo33 },  // Inst #1205 = MAXPDrr_Int
5390  { 1206,	7,	1,	0,	0,	"MAXPSrm", 0|(1<<MCID::MayLoad), 0xbe800106ULL, NULL, NULL, OperandInfo32 },  // Inst #1206 = MAXPSrm
5391  { 1207,	7,	1,	0,	0,	"MAXPSrm_Int", 0|(1<<MCID::MayLoad), 0xbe800106ULL, NULL, NULL, OperandInfo32 },  // Inst #1207 = MAXPSrm_Int
5392  { 1208,	3,	1,	0,	0,	"MAXPSrr", 0, 0xbe800105ULL, NULL, NULL, OperandInfo33 },  // Inst #1208 = MAXPSrr
5393  { 1209,	3,	1,	0,	0,	"MAXPSrr_Int", 0, 0xbe800105ULL, NULL, NULL, OperandInfo33 },  // Inst #1209 = MAXPSrr_Int
5394  { 1210,	7,	1,	0,	0,	"MAXSDrm", 0|(1<<MCID::MayLoad), 0xbe000b06ULL, NULL, NULL, OperandInfo34 },  // Inst #1210 = MAXSDrm
5395  { 1211,	7,	1,	0,	0,	"MAXSDrm_Int", 0|(1<<MCID::MayLoad), 0xbe000b06ULL, NULL, NULL, OperandInfo32 },  // Inst #1211 = MAXSDrm_Int
5396  { 1212,	3,	1,	0,	0,	"MAXSDrr", 0, 0xbe000b05ULL, NULL, NULL, OperandInfo35 },  // Inst #1212 = MAXSDrr
5397  { 1213,	3,	1,	0,	0,	"MAXSDrr_Int", 0, 0xbe000b05ULL, NULL, NULL, OperandInfo33 },  // Inst #1213 = MAXSDrr_Int
5398  { 1214,	7,	1,	0,	0,	"MAXSSrm", 0|(1<<MCID::MayLoad), 0xbe000c06ULL, NULL, NULL, OperandInfo36 },  // Inst #1214 = MAXSSrm
5399  { 1215,	7,	1,	0,	0,	"MAXSSrm_Int", 0|(1<<MCID::MayLoad), 0xbe000c06ULL, NULL, NULL, OperandInfo32 },  // Inst #1215 = MAXSSrm_Int
5400  { 1216,	3,	1,	0,	0,	"MAXSSrr", 0, 0xbe000c05ULL, NULL, NULL, OperandInfo37 },  // Inst #1216 = MAXSSrr
5401  { 1217,	3,	1,	0,	0,	"MAXSSrr_Int", 0, 0xbe000c05ULL, NULL, NULL, OperandInfo33 },  // Inst #1217 = MAXSSrr_Int
5402  { 1218,	0,	0,	0,	0,	"MFENCE", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x15c000128ULL, NULL, NULL, 0 },  // Inst #1218 = MFENCE
5403  { 1219,	7,	1,	0,	0,	"MINPDrm", 0|(1<<MCID::MayLoad), 0xbb000146ULL, NULL, NULL, OperandInfo32 },  // Inst #1219 = MINPDrm
5404  { 1220,	7,	1,	0,	0,	"MINPDrm_Int", 0|(1<<MCID::MayLoad), 0xbb000146ULL, NULL, NULL, OperandInfo32 },  // Inst #1220 = MINPDrm_Int
5405  { 1221,	3,	1,	0,	0,	"MINPDrr", 0, 0xbb000145ULL, NULL, NULL, OperandInfo33 },  // Inst #1221 = MINPDrr
5406  { 1222,	3,	1,	0,	0,	"MINPDrr_Int", 0, 0xbb000145ULL, NULL, NULL, OperandInfo33 },  // Inst #1222 = MINPDrr_Int
5407  { 1223,	7,	1,	0,	0,	"MINPSrm", 0|(1<<MCID::MayLoad), 0xba800106ULL, NULL, NULL, OperandInfo32 },  // Inst #1223 = MINPSrm
5408  { 1224,	7,	1,	0,	0,	"MINPSrm_Int", 0|(1<<MCID::MayLoad), 0xba800106ULL, NULL, NULL, OperandInfo32 },  // Inst #1224 = MINPSrm_Int
5409  { 1225,	3,	1,	0,	0,	"MINPSrr", 0, 0xba800105ULL, NULL, NULL, OperandInfo33 },  // Inst #1225 = MINPSrr
5410  { 1226,	3,	1,	0,	0,	"MINPSrr_Int", 0, 0xba800105ULL, NULL, NULL, OperandInfo33 },  // Inst #1226 = MINPSrr_Int
5411  { 1227,	7,	1,	0,	0,	"MINSDrm", 0|(1<<MCID::MayLoad), 0xba000b06ULL, NULL, NULL, OperandInfo34 },  // Inst #1227 = MINSDrm
5412  { 1228,	7,	1,	0,	0,	"MINSDrm_Int", 0|(1<<MCID::MayLoad), 0xba000b06ULL, NULL, NULL, OperandInfo32 },  // Inst #1228 = MINSDrm_Int
5413  { 1229,	3,	1,	0,	0,	"MINSDrr", 0, 0xba000b05ULL, NULL, NULL, OperandInfo35 },  // Inst #1229 = MINSDrr
5414  { 1230,	3,	1,	0,	0,	"MINSDrr_Int", 0, 0xba000b05ULL, NULL, NULL, OperandInfo33 },  // Inst #1230 = MINSDrr_Int
5415  { 1231,	7,	1,	0,	0,	"MINSSrm", 0|(1<<MCID::MayLoad), 0xba000c06ULL, NULL, NULL, OperandInfo36 },  // Inst #1231 = MINSSrm
5416  { 1232,	7,	1,	0,	0,	"MINSSrm_Int", 0|(1<<MCID::MayLoad), 0xba000c06ULL, NULL, NULL, OperandInfo32 },  // Inst #1232 = MINSSrm_Int
5417  { 1233,	3,	1,	0,	0,	"MINSSrr", 0, 0xba000c05ULL, NULL, NULL, OperandInfo37 },  // Inst #1233 = MINSSrr
5418  { 1234,	3,	1,	0,	0,	"MINSSrr_Int", 0, 0xba000c05ULL, NULL, NULL, OperandInfo33 },  // Inst #1234 = MINSSrr_Int
5419  { 1235,	6,	1,	0,	0,	"MMX_CVTPD2PIirm", 0|(1<<MCID::MayLoad), 0x5b000146ULL, NULL, NULL, OperandInfo145 },  // Inst #1235 = MMX_CVTPD2PIirm
5420  { 1236,	2,	1,	0,	0,	"MMX_CVTPD2PIirr", 0, 0x5b000145ULL, NULL, NULL, OperandInfo146 },  // Inst #1236 = MMX_CVTPD2PIirr
5421  { 1237,	6,	1,	0,	0,	"MMX_CVTPI2PDirm", 0|(1<<MCID::MayLoad), 0x55000146ULL, NULL, NULL, OperandInfo47 },  // Inst #1237 = MMX_CVTPI2PDirm
5422  { 1238,	2,	1,	0,	0,	"MMX_CVTPI2PDirr", 0, 0x55000145ULL, NULL, NULL, OperandInfo147 },  // Inst #1238 = MMX_CVTPI2PDirr
5423  { 1239,	7,	1,	0,	0,	"MMX_CVTPI2PSirm", 0|(1<<MCID::MayLoad), 0x54800106ULL, NULL, NULL, OperandInfo32 },  // Inst #1239 = MMX_CVTPI2PSirm
5424  { 1240,	3,	1,	0,	0,	"MMX_CVTPI2PSirr", 0, 0x54800105ULL, NULL, NULL, OperandInfo148 },  // Inst #1240 = MMX_CVTPI2PSirr
5425  { 1241,	6,	1,	0,	0,	"MMX_CVTPS2PIirm", 0|(1<<MCID::MayLoad), 0x5a800106ULL, NULL, NULL, OperandInfo145 },  // Inst #1241 = MMX_CVTPS2PIirm
5426  { 1242,	2,	1,	0,	0,	"MMX_CVTPS2PIirr", 0, 0x5a800105ULL, NULL, NULL, OperandInfo146 },  // Inst #1242 = MMX_CVTPS2PIirr
5427  { 1243,	6,	1,	0,	0,	"MMX_CVTTPD2PIirm", 0|(1<<MCID::MayLoad), 0x59000146ULL, NULL, NULL, OperandInfo145 },  // Inst #1243 = MMX_CVTTPD2PIirm
5428  { 1244,	2,	1,	0,	0,	"MMX_CVTTPD2PIirr", 0, 0x59000145ULL, NULL, NULL, OperandInfo146 },  // Inst #1244 = MMX_CVTTPD2PIirr
5429  { 1245,	6,	1,	0,	0,	"MMX_CVTTPS2PIirm", 0|(1<<MCID::MayLoad), 0x58800106ULL, NULL, NULL, OperandInfo145 },  // Inst #1245 = MMX_CVTTPS2PIirm
5430  { 1246,	2,	1,	0,	0,	"MMX_CVTTPS2PIirr", 0, 0x58800105ULL, NULL, NULL, OperandInfo146 },  // Inst #1246 = MMX_CVTTPS2PIirr
5431  { 1247,	0,	0,	0,	0,	"MMX_EMMS", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0xee000101ULL, NULL, NULL, 0 },  // Inst #1247 = MMX_EMMS
5432  { 1248,	2,	0,	0,	0,	"MMX_MASKMOVQ", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1ee000105ULL, ImplicitList34, NULL, OperandInfo149 },  // Inst #1248 = MMX_MASKMOVQ
5433  { 1249,	2,	0,	0,	0,	"MMX_MASKMOVQ64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1ee000105ULL, ImplicitList35, NULL, OperandInfo149 },  // Inst #1249 = MMX_MASKMOVQ64
5434  { 1250,	2,	1,	0,	0,	"MMX_MOVD64from64rr", 0|(1<<MCID::Bitcast), 0xfc002103ULL, NULL, NULL, OperandInfo150 },  // Inst #1250 = MMX_MOVD64from64rr
5435  { 1251,	2,	1,	0,	0,	"MMX_MOVD64grr", 0, 0xfc000103ULL, NULL, NULL, OperandInfo151 },  // Inst #1251 = MMX_MOVD64grr
5436  { 1252,	6,	0,	0,	0,	"MMX_MOVD64mr", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0xfc000104ULL, NULL, NULL, OperandInfo152 },  // Inst #1252 = MMX_MOVD64mr
5437  { 1253,	6,	1,	0,	0,	"MMX_MOVD64rm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0xdc000106ULL, NULL, NULL, OperandInfo145 },  // Inst #1253 = MMX_MOVD64rm
5438  { 1254,	2,	1,	0,	0,	"MMX_MOVD64rr", 0, 0xdc000105ULL, NULL, NULL, OperandInfo153 },  // Inst #1254 = MMX_MOVD64rr
5439  { 1255,	2,	1,	0,	0,	"MMX_MOVD64rrv164", 0|(1<<MCID::Bitcast), 0xdc002105ULL, NULL, NULL, OperandInfo154 },  // Inst #1255 = MMX_MOVD64rrv164
5440  { 1256,	2,	1,	0,	0,	"MMX_MOVD64to64rr", 0, 0xdc002105ULL, NULL, NULL, OperandInfo154 },  // Inst #1256 = MMX_MOVD64to64rr
5441  { 1257,	2,	1,	0,	0,	"MMX_MOVDQ2Qrr", 0, 0x1ac004b05ULL, NULL, NULL, OperandInfo146 },  // Inst #1257 = MMX_MOVDQ2Qrr
5442  { 1258,	2,	1,	0,	0,	"MMX_MOVFR642Qrr", 0|(1<<MCID::UnmodeledSideEffects), 0x1ac004b05ULL, NULL, NULL, OperandInfo155 },  // Inst #1258 = MMX_MOVFR642Qrr
5443  { 1259,	6,	0,	0,	0,	"MMX_MOVNTQmr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1ce000104ULL, NULL, NULL, OperandInfo152 },  // Inst #1259 = MMX_MOVNTQmr
5444  { 1260,	2,	1,	0,	0,	"MMX_MOVQ2DQrr", 0, 0x1ac004c05ULL, NULL, NULL, OperandInfo147 },  // Inst #1260 = MMX_MOVQ2DQrr
5445  { 1261,	2,	1,	0,	0,	"MMX_MOVQ2FR64rr", 0, 0x1ac004c05ULL, NULL, NULL, OperandInfo156 },  // Inst #1261 = MMX_MOVQ2FR64rr
5446  { 1262,	6,	0,	0,	0,	"MMX_MOVQ64mr", 0|(1<<MCID::MayStore), 0xfe000104ULL, NULL, NULL, OperandInfo152 },  // Inst #1262 = MMX_MOVQ64mr
5447  { 1263,	6,	1,	0,	0,	"MMX_MOVQ64rm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0xde000106ULL, NULL, NULL, OperandInfo145 },  // Inst #1263 = MMX_MOVQ64rm
5448  { 1264,	2,	1,	0,	0,	"MMX_MOVQ64rr", 0, 0xde000105ULL, NULL, NULL, OperandInfo149 },  // Inst #1264 = MMX_MOVQ64rr
5449  { 1265,	6,	1,	0,	0,	"MMX_MOVZDI2PDIrm", 0|(1<<MCID::MayLoad), 0xdc000106ULL, NULL, NULL, OperandInfo145 },  // Inst #1265 = MMX_MOVZDI2PDIrm
5450  { 1266,	2,	1,	0,	0,	"MMX_MOVZDI2PDIrr", 0, 0xdc000105ULL, NULL, NULL, OperandInfo153 },  // Inst #1266 = MMX_MOVZDI2PDIrr
5451  { 1267,	6,	1,	0,	0,	"MMX_PABSBrm64", 0|(1<<MCID::MayLoad), 0x39804d06ULL, NULL, NULL, OperandInfo145 },  // Inst #1267 = MMX_PABSBrm64
5452  { 1268,	2,	1,	0,	0,	"MMX_PABSBrr64", 0, 0x39804d05ULL, NULL, NULL, OperandInfo149 },  // Inst #1268 = MMX_PABSBrr64
5453  { 1269,	6,	1,	0,	0,	"MMX_PABSDrm64", 0|(1<<MCID::MayLoad), 0x3d804d06ULL, NULL, NULL, OperandInfo145 },  // Inst #1269 = MMX_PABSDrm64
5454  { 1270,	2,	1,	0,	0,	"MMX_PABSDrr64", 0, 0x3d804d05ULL, NULL, NULL, OperandInfo149 },  // Inst #1270 = MMX_PABSDrr64
5455  { 1271,	6,	1,	0,	0,	"MMX_PABSWrm64", 0|(1<<MCID::MayLoad), 0x3b804d06ULL, NULL, NULL, OperandInfo145 },  // Inst #1271 = MMX_PABSWrm64
5456  { 1272,	2,	1,	0,	0,	"MMX_PABSWrr64", 0, 0x3b804d05ULL, NULL, NULL, OperandInfo149 },  // Inst #1272 = MMX_PABSWrr64
5457  { 1273,	7,	1,	0,	0,	"MMX_PACKSSDWirm", 0|(1<<MCID::MayLoad), 0xd6000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1273 = MMX_PACKSSDWirm
5458  { 1274,	3,	1,	0,	0,	"MMX_PACKSSDWirr", 0, 0xd6000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1274 = MMX_PACKSSDWirr
5459  { 1275,	7,	1,	0,	0,	"MMX_PACKSSWBirm", 0|(1<<MCID::MayLoad), 0xc6000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1275 = MMX_PACKSSWBirm
5460  { 1276,	3,	1,	0,	0,	"MMX_PACKSSWBirr", 0, 0xc6000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1276 = MMX_PACKSSWBirr
5461  { 1277,	7,	1,	0,	0,	"MMX_PACKUSWBirm", 0|(1<<MCID::MayLoad), 0xce000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1277 = MMX_PACKUSWBirm
5462  { 1278,	3,	1,	0,	0,	"MMX_PACKUSWBirr", 0, 0xce000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1278 = MMX_PACKUSWBirr
5463  { 1279,	7,	1,	0,	0,	"MMX_PADDBirm", 0|(1<<MCID::MayLoad), 0x1f8000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1279 = MMX_PADDBirm
5464  { 1280,	3,	1,	0,	0,	"MMX_PADDBirr", 0|(1<<MCID::Commutable), 0x1f8000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1280 = MMX_PADDBirr
5465  { 1281,	7,	1,	0,	0,	"MMX_PADDDirm", 0|(1<<MCID::MayLoad), 0x1fc000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1281 = MMX_PADDDirm
5466  { 1282,	3,	1,	0,	0,	"MMX_PADDDirr", 0|(1<<MCID::Commutable), 0x1fc000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1282 = MMX_PADDDirr
5467  { 1283,	7,	1,	0,	0,	"MMX_PADDQirm", 0|(1<<MCID::MayLoad), 0x1a8000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1283 = MMX_PADDQirm
5468  { 1284,	3,	1,	0,	0,	"MMX_PADDQirr", 0|(1<<MCID::Commutable), 0x1a8000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1284 = MMX_PADDQirr
5469  { 1285,	7,	1,	0,	0,	"MMX_PADDSBirm", 0|(1<<MCID::MayLoad), 0x1d8000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1285 = MMX_PADDSBirm
5470  { 1286,	3,	1,	0,	0,	"MMX_PADDSBirr", 0|(1<<MCID::Commutable), 0x1d8000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1286 = MMX_PADDSBirr
5471  { 1287,	7,	1,	0,	0,	"MMX_PADDSWirm", 0|(1<<MCID::MayLoad), 0x1da000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1287 = MMX_PADDSWirm
5472  { 1288,	3,	1,	0,	0,	"MMX_PADDSWirr", 0|(1<<MCID::Commutable), 0x1da000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1288 = MMX_PADDSWirr
5473  { 1289,	7,	1,	0,	0,	"MMX_PADDUSBirm", 0|(1<<MCID::MayLoad), 0x1b8000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1289 = MMX_PADDUSBirm
5474  { 1290,	3,	1,	0,	0,	"MMX_PADDUSBirr", 0|(1<<MCID::Commutable), 0x1b8000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1290 = MMX_PADDUSBirr
5475  { 1291,	7,	1,	0,	0,	"MMX_PADDUSWirm", 0|(1<<MCID::MayLoad), 0x1ba000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1291 = MMX_PADDUSWirm
5476  { 1292,	3,	1,	0,	0,	"MMX_PADDUSWirr", 0|(1<<MCID::Commutable), 0x1ba000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1292 = MMX_PADDUSWirr
5477  { 1293,	7,	1,	0,	0,	"MMX_PADDWirm", 0|(1<<MCID::MayLoad), 0x1fa000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1293 = MMX_PADDWirm
5478  { 1294,	3,	1,	0,	0,	"MMX_PADDWirr", 0|(1<<MCID::Commutable), 0x1fa000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1294 = MMX_PADDWirr
5479  { 1295,	8,	1,	0,	0,	"MMX_PALIGNR64irm", 0|(1<<MCID::MayLoad), 0x1f804e06ULL, NULL, NULL, OperandInfo159 },  // Inst #1295 = MMX_PALIGNR64irm
5480  { 1296,	4,	1,	0,	0,	"MMX_PALIGNR64irr", 0, 0x1f804e05ULL, NULL, NULL, OperandInfo160 },  // Inst #1296 = MMX_PALIGNR64irr
5481  { 1297,	7,	1,	0,	0,	"MMX_PANDNirm", 0|(1<<MCID::MayLoad), 0x1be000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1297 = MMX_PANDNirm
5482  { 1298,	3,	1,	0,	0,	"MMX_PANDNirr", 0, 0x1be000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1298 = MMX_PANDNirr
5483  { 1299,	7,	1,	0,	0,	"MMX_PANDirm", 0|(1<<MCID::MayLoad), 0x1b6000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1299 = MMX_PANDirm
5484  { 1300,	3,	1,	0,	0,	"MMX_PANDirr", 0|(1<<MCID::Commutable), 0x1b6000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1300 = MMX_PANDirr
5485  { 1301,	7,	1,	0,	0,	"MMX_PAVGBirm", 0|(1<<MCID::MayLoad), 0x1c0000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1301 = MMX_PAVGBirm
5486  { 1302,	3,	1,	0,	0,	"MMX_PAVGBirr", 0|(1<<MCID::Commutable), 0x1c0000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1302 = MMX_PAVGBirr
5487  { 1303,	7,	1,	0,	0,	"MMX_PAVGWirm", 0|(1<<MCID::MayLoad), 0x1c6000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1303 = MMX_PAVGWirm
5488  { 1304,	3,	1,	0,	0,	"MMX_PAVGWirr", 0|(1<<MCID::Commutable), 0x1c6000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1304 = MMX_PAVGWirr
5489  { 1305,	7,	1,	0,	0,	"MMX_PCMPEQBirm", 0|(1<<MCID::MayLoad), 0xe8000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1305 = MMX_PCMPEQBirm
5490  { 1306,	3,	1,	0,	0,	"MMX_PCMPEQBirr", 0, 0xe8000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1306 = MMX_PCMPEQBirr
5491  { 1307,	7,	1,	0,	0,	"MMX_PCMPEQDirm", 0|(1<<MCID::MayLoad), 0xec000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1307 = MMX_PCMPEQDirm
5492  { 1308,	3,	1,	0,	0,	"MMX_PCMPEQDirr", 0, 0xec000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1308 = MMX_PCMPEQDirr
5493  { 1309,	7,	1,	0,	0,	"MMX_PCMPEQWirm", 0|(1<<MCID::MayLoad), 0xea000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1309 = MMX_PCMPEQWirm
5494  { 1310,	3,	1,	0,	0,	"MMX_PCMPEQWirr", 0, 0xea000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1310 = MMX_PCMPEQWirr
5495  { 1311,	7,	1,	0,	0,	"MMX_PCMPGTBirm", 0|(1<<MCID::MayLoad), 0xc8000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1311 = MMX_PCMPGTBirm
5496  { 1312,	3,	1,	0,	0,	"MMX_PCMPGTBirr", 0, 0xc8000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1312 = MMX_PCMPGTBirr
5497  { 1313,	7,	1,	0,	0,	"MMX_PCMPGTDirm", 0|(1<<MCID::MayLoad), 0xcc000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1313 = MMX_PCMPGTDirm
5498  { 1314,	3,	1,	0,	0,	"MMX_PCMPGTDirr", 0, 0xcc000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1314 = MMX_PCMPGTDirr
5499  { 1315,	7,	1,	0,	0,	"MMX_PCMPGTWirm", 0|(1<<MCID::MayLoad), 0xca000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1315 = MMX_PCMPGTWirm
5500  { 1316,	3,	1,	0,	0,	"MMX_PCMPGTWirr", 0, 0xca000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1316 = MMX_PCMPGTWirr
5501  { 1317,	3,	1,	0,	0,	"MMX_PEXTRWirri", 0, 0x18a004105ULL, NULL, NULL, OperandInfo161 },  // Inst #1317 = MMX_PEXTRWirri
5502  { 1318,	7,	1,	0,	0,	"MMX_PHADDSWrm64", 0|(1<<MCID::MayLoad), 0x7800d06ULL, NULL, NULL, OperandInfo157 },  // Inst #1318 = MMX_PHADDSWrm64
5503  { 1319,	3,	1,	0,	0,	"MMX_PHADDSWrr64", 0, 0x7800d05ULL, NULL, NULL, OperandInfo158 },  // Inst #1319 = MMX_PHADDSWrr64
5504  { 1320,	7,	1,	0,	0,	"MMX_PHADDWrm64", 0|(1<<MCID::MayLoad), 0x3800d06ULL, NULL, NULL, OperandInfo157 },  // Inst #1320 = MMX_PHADDWrm64
5505  { 1321,	3,	1,	0,	0,	"MMX_PHADDWrr64", 0, 0x3800d05ULL, NULL, NULL, OperandInfo158 },  // Inst #1321 = MMX_PHADDWrr64
5506  { 1322,	7,	1,	0,	0,	"MMX_PHADDrm64", 0|(1<<MCID::MayLoad), 0x5800d06ULL, NULL, NULL, OperandInfo157 },  // Inst #1322 = MMX_PHADDrm64
5507  { 1323,	3,	1,	0,	0,	"MMX_PHADDrr64", 0, 0x5800d05ULL, NULL, NULL, OperandInfo158 },  // Inst #1323 = MMX_PHADDrr64
5508  { 1324,	7,	1,	0,	0,	"MMX_PHSUBDrm64", 0|(1<<MCID::MayLoad), 0xd800d06ULL, NULL, NULL, OperandInfo157 },  // Inst #1324 = MMX_PHSUBDrm64
5509  { 1325,	3,	1,	0,	0,	"MMX_PHSUBDrr64", 0, 0xd800d05ULL, NULL, NULL, OperandInfo158 },  // Inst #1325 = MMX_PHSUBDrr64
5510  { 1326,	7,	1,	0,	0,	"MMX_PHSUBSWrm64", 0|(1<<MCID::MayLoad), 0xf800d06ULL, NULL, NULL, OperandInfo157 },  // Inst #1326 = MMX_PHSUBSWrm64
5511  { 1327,	3,	1,	0,	0,	"MMX_PHSUBSWrr64", 0, 0xf800d05ULL, NULL, NULL, OperandInfo158 },  // Inst #1327 = MMX_PHSUBSWrr64
5512  { 1328,	7,	1,	0,	0,	"MMX_PHSUBWrm64", 0|(1<<MCID::MayLoad), 0xb800d06ULL, NULL, NULL, OperandInfo157 },  // Inst #1328 = MMX_PHSUBWrm64
5513  { 1329,	3,	1,	0,	0,	"MMX_PHSUBWrr64", 0, 0xb800d05ULL, NULL, NULL, OperandInfo158 },  // Inst #1329 = MMX_PHSUBWrr64
5514  { 1330,	8,	1,	0,	0,	"MMX_PINSRWirmi", 0|(1<<MCID::MayLoad), 0x188004106ULL, NULL, NULL, OperandInfo159 },  // Inst #1330 = MMX_PINSRWirmi
5515  { 1331,	4,	1,	0,	0,	"MMX_PINSRWirri", 0, 0x188004105ULL, NULL, NULL, OperandInfo162 },  // Inst #1331 = MMX_PINSRWirri
5516  { 1332,	7,	1,	0,	0,	"MMX_PMADDUBSWrm64", 0|(1<<MCID::MayLoad), 0x9800d06ULL, NULL, NULL, OperandInfo157 },  // Inst #1332 = MMX_PMADDUBSWrm64
5517  { 1333,	3,	1,	0,	0,	"MMX_PMADDUBSWrr64", 0, 0x9800d05ULL, NULL, NULL, OperandInfo158 },  // Inst #1333 = MMX_PMADDUBSWrr64
5518  { 1334,	7,	1,	0,	0,	"MMX_PMADDWDirm", 0|(1<<MCID::MayLoad), 0x1ea000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1334 = MMX_PMADDWDirm
5519  { 1335,	3,	1,	0,	0,	"MMX_PMADDWDirr", 0|(1<<MCID::Commutable), 0x1ea000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1335 = MMX_PMADDWDirr
5520  { 1336,	7,	1,	0,	0,	"MMX_PMAXSWirm", 0|(1<<MCID::MayLoad), 0x1dc000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1336 = MMX_PMAXSWirm
5521  { 1337,	3,	1,	0,	0,	"MMX_PMAXSWirr", 0|(1<<MCID::Commutable), 0x1dc000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1337 = MMX_PMAXSWirr
5522  { 1338,	7,	1,	0,	0,	"MMX_PMAXUBirm", 0|(1<<MCID::MayLoad), 0x1bc000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1338 = MMX_PMAXUBirm
5523  { 1339,	3,	1,	0,	0,	"MMX_PMAXUBirr", 0|(1<<MCID::Commutable), 0x1bc000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1339 = MMX_PMAXUBirr
5524  { 1340,	7,	1,	0,	0,	"MMX_PMINSWirm", 0|(1<<MCID::MayLoad), 0x1d4000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1340 = MMX_PMINSWirm
5525  { 1341,	3,	1,	0,	0,	"MMX_PMINSWirr", 0|(1<<MCID::Commutable), 0x1d4000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1341 = MMX_PMINSWirr
5526  { 1342,	7,	1,	0,	0,	"MMX_PMINUBirm", 0|(1<<MCID::MayLoad), 0x1b4000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1342 = MMX_PMINUBirm
5527  { 1343,	3,	1,	0,	0,	"MMX_PMINUBirr", 0|(1<<MCID::Commutable), 0x1b4000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1343 = MMX_PMINUBirr
5528  { 1344,	2,	1,	0,	0,	"MMX_PMOVMSKBrr", 0, 0x1ae000105ULL, NULL, NULL, OperandInfo151 },  // Inst #1344 = MMX_PMOVMSKBrr
5529  { 1345,	7,	1,	0,	0,	"MMX_PMULHRSWrm64", 0|(1<<MCID::MayLoad)|(1<<MCID::Commutable), 0x17800d06ULL, NULL, NULL, OperandInfo157 },  // Inst #1345 = MMX_PMULHRSWrm64
5530  { 1346,	3,	1,	0,	0,	"MMX_PMULHRSWrr64", 0|(1<<MCID::Commutable), 0x17800d05ULL, NULL, NULL, OperandInfo158 },  // Inst #1346 = MMX_PMULHRSWrr64
5531  { 1347,	7,	1,	0,	0,	"MMX_PMULHUWirm", 0|(1<<MCID::MayLoad), 0x1c8000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1347 = MMX_PMULHUWirm
5532  { 1348,	3,	1,	0,	0,	"MMX_PMULHUWirr", 0|(1<<MCID::Commutable), 0x1c8000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1348 = MMX_PMULHUWirr
5533  { 1349,	7,	1,	0,	0,	"MMX_PMULHWirm", 0|(1<<MCID::MayLoad), 0x1ca000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1349 = MMX_PMULHWirm
5534  { 1350,	3,	1,	0,	0,	"MMX_PMULHWirr", 0|(1<<MCID::Commutable), 0x1ca000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1350 = MMX_PMULHWirr
5535  { 1351,	7,	1,	0,	0,	"MMX_PMULLWirm", 0|(1<<MCID::MayLoad), 0x1aa000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1351 = MMX_PMULLWirm
5536  { 1352,	3,	1,	0,	0,	"MMX_PMULLWirr", 0|(1<<MCID::Commutable), 0x1aa000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1352 = MMX_PMULLWirr
5537  { 1353,	7,	1,	0,	0,	"MMX_PMULUDQirm", 0|(1<<MCID::MayLoad), 0x1e8000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1353 = MMX_PMULUDQirm
5538  { 1354,	3,	1,	0,	0,	"MMX_PMULUDQirr", 0|(1<<MCID::Commutable), 0x1e8000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1354 = MMX_PMULUDQirr
5539  { 1355,	7,	1,	0,	0,	"MMX_PORirm", 0|(1<<MCID::MayLoad), 0x1d6000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1355 = MMX_PORirm
5540  { 1356,	3,	1,	0,	0,	"MMX_PORirr", 0|(1<<MCID::Commutable), 0x1d6000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1356 = MMX_PORirr
5541  { 1357,	7,	1,	0,	0,	"MMX_PSADBWirm", 0|(1<<MCID::MayLoad), 0x1ec000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1357 = MMX_PSADBWirm
5542  { 1358,	3,	1,	0,	0,	"MMX_PSADBWirr", 0|(1<<MCID::Commutable), 0x1ec000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1358 = MMX_PSADBWirr
5543  { 1359,	7,	1,	0,	0,	"MMX_PSHUFBrm64", 0|(1<<MCID::MayLoad), 0x1800d06ULL, NULL, NULL, OperandInfo157 },  // Inst #1359 = MMX_PSHUFBrm64
5544  { 1360,	3,	1,	0,	0,	"MMX_PSHUFBrr64", 0, 0x1800d05ULL, NULL, NULL, OperandInfo158 },  // Inst #1360 = MMX_PSHUFBrr64
5545  { 1361,	7,	1,	0,	0,	"MMX_PSHUFWmi", 0|(1<<MCID::MayLoad), 0xe0004106ULL, NULL, NULL, OperandInfo163 },  // Inst #1361 = MMX_PSHUFWmi
5546  { 1362,	3,	1,	0,	0,	"MMX_PSHUFWri", 0, 0xe0004105ULL, NULL, NULL, OperandInfo164 },  // Inst #1362 = MMX_PSHUFWri
5547  { 1363,	7,	1,	0,	0,	"MMX_PSIGNBrm64", 0|(1<<MCID::MayLoad), 0x11800d06ULL, NULL, NULL, OperandInfo157 },  // Inst #1363 = MMX_PSIGNBrm64
5548  { 1364,	3,	1,	0,	0,	"MMX_PSIGNBrr64", 0, 0x11800d05ULL, NULL, NULL, OperandInfo158 },  // Inst #1364 = MMX_PSIGNBrr64
5549  { 1365,	7,	1,	0,	0,	"MMX_PSIGNDrm64", 0|(1<<MCID::MayLoad), 0x15800d06ULL, NULL, NULL, OperandInfo157 },  // Inst #1365 = MMX_PSIGNDrm64
5550  { 1366,	3,	1,	0,	0,	"MMX_PSIGNDrr64", 0, 0x15800d05ULL, NULL, NULL, OperandInfo158 },  // Inst #1366 = MMX_PSIGNDrr64
5551  { 1367,	7,	1,	0,	0,	"MMX_PSIGNWrm64", 0|(1<<MCID::MayLoad), 0x13800d06ULL, NULL, NULL, OperandInfo157 },  // Inst #1367 = MMX_PSIGNWrm64
5552  { 1368,	3,	1,	0,	0,	"MMX_PSIGNWrr64", 0, 0x13800d05ULL, NULL, NULL, OperandInfo158 },  // Inst #1368 = MMX_PSIGNWrr64
5553  { 1369,	3,	1,	0,	0,	"MMX_PSLLDri", 0, 0xe4004116ULL, NULL, NULL, OperandInfo165 },  // Inst #1369 = MMX_PSLLDri
5554  { 1370,	7,	1,	0,	0,	"MMX_PSLLDrm", 0|(1<<MCID::MayLoad), 0x1e4000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1370 = MMX_PSLLDrm
5555  { 1371,	3,	1,	0,	0,	"MMX_PSLLDrr", 0, 0x1e4000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1371 = MMX_PSLLDrr
5556  { 1372,	3,	1,	0,	0,	"MMX_PSLLQri", 0, 0xe6004116ULL, NULL, NULL, OperandInfo165 },  // Inst #1372 = MMX_PSLLQri
5557  { 1373,	7,	1,	0,	0,	"MMX_PSLLQrm", 0|(1<<MCID::MayLoad), 0x1e6000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1373 = MMX_PSLLQrm
5558  { 1374,	3,	1,	0,	0,	"MMX_PSLLQrr", 0, 0x1e6000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1374 = MMX_PSLLQrr
5559  { 1375,	3,	1,	0,	0,	"MMX_PSLLWri", 0, 0xe2004116ULL, NULL, NULL, OperandInfo165 },  // Inst #1375 = MMX_PSLLWri
5560  { 1376,	7,	1,	0,	0,	"MMX_PSLLWrm", 0|(1<<MCID::MayLoad), 0x1e2000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1376 = MMX_PSLLWrm
5561  { 1377,	3,	1,	0,	0,	"MMX_PSLLWrr", 0, 0x1e2000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1377 = MMX_PSLLWrr
5562  { 1378,	3,	1,	0,	0,	"MMX_PSRADri", 0, 0xe4004114ULL, NULL, NULL, OperandInfo165 },  // Inst #1378 = MMX_PSRADri
5563  { 1379,	7,	1,	0,	0,	"MMX_PSRADrm", 0|(1<<MCID::MayLoad), 0x1c4000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1379 = MMX_PSRADrm
5564  { 1380,	3,	1,	0,	0,	"MMX_PSRADrr", 0, 0x1c4000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1380 = MMX_PSRADrr
5565  { 1381,	3,	1,	0,	0,	"MMX_PSRAWri", 0, 0xe2004114ULL, NULL, NULL, OperandInfo165 },  // Inst #1381 = MMX_PSRAWri
5566  { 1382,	7,	1,	0,	0,	"MMX_PSRAWrm", 0|(1<<MCID::MayLoad), 0x1c2000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1382 = MMX_PSRAWrm
5567  { 1383,	3,	1,	0,	0,	"MMX_PSRAWrr", 0, 0x1c2000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1383 = MMX_PSRAWrr
5568  { 1384,	3,	1,	0,	0,	"MMX_PSRLDri", 0, 0xe4004112ULL, NULL, NULL, OperandInfo165 },  // Inst #1384 = MMX_PSRLDri
5569  { 1385,	7,	1,	0,	0,	"MMX_PSRLDrm", 0|(1<<MCID::MayLoad), 0x1a4000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1385 = MMX_PSRLDrm
5570  { 1386,	3,	1,	0,	0,	"MMX_PSRLDrr", 0, 0x1a4000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1386 = MMX_PSRLDrr
5571  { 1387,	3,	1,	0,	0,	"MMX_PSRLQri", 0, 0xe6004112ULL, NULL, NULL, OperandInfo165 },  // Inst #1387 = MMX_PSRLQri
5572  { 1388,	7,	1,	0,	0,	"MMX_PSRLQrm", 0|(1<<MCID::MayLoad), 0x1a6000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1388 = MMX_PSRLQrm
5573  { 1389,	3,	1,	0,	0,	"MMX_PSRLQrr", 0, 0x1a6000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1389 = MMX_PSRLQrr
5574  { 1390,	3,	1,	0,	0,	"MMX_PSRLWri", 0, 0xe2004112ULL, NULL, NULL, OperandInfo165 },  // Inst #1390 = MMX_PSRLWri
5575  { 1391,	7,	1,	0,	0,	"MMX_PSRLWrm", 0|(1<<MCID::MayLoad), 0x1a2000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1391 = MMX_PSRLWrm
5576  { 1392,	3,	1,	0,	0,	"MMX_PSRLWrr", 0, 0x1a2000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1392 = MMX_PSRLWrr
5577  { 1393,	7,	1,	0,	0,	"MMX_PSUBBirm", 0|(1<<MCID::MayLoad), 0x1f0000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1393 = MMX_PSUBBirm
5578  { 1394,	3,	1,	0,	0,	"MMX_PSUBBirr", 0, 0x1f0000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1394 = MMX_PSUBBirr
5579  { 1395,	7,	1,	0,	0,	"MMX_PSUBDirm", 0|(1<<MCID::MayLoad), 0x1f4000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1395 = MMX_PSUBDirm
5580  { 1396,	3,	1,	0,	0,	"MMX_PSUBDirr", 0, 0x1f4000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1396 = MMX_PSUBDirr
5581  { 1397,	7,	1,	0,	0,	"MMX_PSUBQirm", 0|(1<<MCID::MayLoad), 0x1f6000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1397 = MMX_PSUBQirm
5582  { 1398,	3,	1,	0,	0,	"MMX_PSUBQirr", 0, 0x1f6000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1398 = MMX_PSUBQirr
5583  { 1399,	7,	1,	0,	0,	"MMX_PSUBSBirm", 0|(1<<MCID::MayLoad), 0x1d0000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1399 = MMX_PSUBSBirm
5584  { 1400,	3,	1,	0,	0,	"MMX_PSUBSBirr", 0, 0x1d0000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1400 = MMX_PSUBSBirr
5585  { 1401,	7,	1,	0,	0,	"MMX_PSUBSWirm", 0|(1<<MCID::MayLoad), 0x1d2000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1401 = MMX_PSUBSWirm
5586  { 1402,	3,	1,	0,	0,	"MMX_PSUBSWirr", 0, 0x1d2000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1402 = MMX_PSUBSWirr
5587  { 1403,	7,	1,	0,	0,	"MMX_PSUBUSBirm", 0|(1<<MCID::MayLoad), 0x1b0000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1403 = MMX_PSUBUSBirm
5588  { 1404,	3,	1,	0,	0,	"MMX_PSUBUSBirr", 0, 0x1b0000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1404 = MMX_PSUBUSBirr
5589  { 1405,	7,	1,	0,	0,	"MMX_PSUBUSWirm", 0|(1<<MCID::MayLoad), 0x1b2000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1405 = MMX_PSUBUSWirm
5590  { 1406,	3,	1,	0,	0,	"MMX_PSUBUSWirr", 0, 0x1b2000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1406 = MMX_PSUBUSWirr
5591  { 1407,	7,	1,	0,	0,	"MMX_PSUBWirm", 0|(1<<MCID::MayLoad), 0x1f2000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1407 = MMX_PSUBWirm
5592  { 1408,	3,	1,	0,	0,	"MMX_PSUBWirr", 0, 0x1f2000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1408 = MMX_PSUBWirr
5593  { 1409,	7,	1,	0,	0,	"MMX_PUNPCKHBWirm", 0|(1<<MCID::MayLoad), 0xd0000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1409 = MMX_PUNPCKHBWirm
5594  { 1410,	3,	1,	0,	0,	"MMX_PUNPCKHBWirr", 0, 0xd0000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1410 = MMX_PUNPCKHBWirr
5595  { 1411,	7,	1,	0,	0,	"MMX_PUNPCKHDQirm", 0|(1<<MCID::MayLoad), 0xd4000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1411 = MMX_PUNPCKHDQirm
5596  { 1412,	3,	1,	0,	0,	"MMX_PUNPCKHDQirr", 0, 0xd4000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1412 = MMX_PUNPCKHDQirr
5597  { 1413,	7,	1,	0,	0,	"MMX_PUNPCKHWDirm", 0|(1<<MCID::MayLoad), 0xd2000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1413 = MMX_PUNPCKHWDirm
5598  { 1414,	3,	1,	0,	0,	"MMX_PUNPCKHWDirr", 0, 0xd2000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1414 = MMX_PUNPCKHWDirr
5599  { 1415,	7,	1,	0,	0,	"MMX_PUNPCKLBWirm", 0|(1<<MCID::MayLoad), 0xc0000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1415 = MMX_PUNPCKLBWirm
5600  { 1416,	3,	1,	0,	0,	"MMX_PUNPCKLBWirr", 0, 0xc0000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1416 = MMX_PUNPCKLBWirr
5601  { 1417,	7,	1,	0,	0,	"MMX_PUNPCKLDQirm", 0|(1<<MCID::MayLoad), 0xc4000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1417 = MMX_PUNPCKLDQirm
5602  { 1418,	3,	1,	0,	0,	"MMX_PUNPCKLDQirr", 0, 0xc4000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1418 = MMX_PUNPCKLDQirr
5603  { 1419,	7,	1,	0,	0,	"MMX_PUNPCKLWDirm", 0|(1<<MCID::MayLoad), 0xc2000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1419 = MMX_PUNPCKLWDirm
5604  { 1420,	3,	1,	0,	0,	"MMX_PUNPCKLWDirr", 0, 0xc2000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1420 = MMX_PUNPCKLWDirr
5605  { 1421,	7,	1,	0,	0,	"MMX_PXORirm", 0|(1<<MCID::MayLoad), 0x1de000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1421 = MMX_PXORirm
5606  { 1422,	3,	1,	0,	0,	"MMX_PXORirr", 0|(1<<MCID::Commutable), 0x1de000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1422 = MMX_PXORirr
5607  { 1423,	7,	0,	0,	0,	"MONITOR", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo166 },  // Inst #1423 = MONITOR
5608  { 1424,	0,	0,	0,	0,	"MONITORrrr", 0|(1<<MCID::UnmodeledSideEffects), 0x2000125ULL, ImplicitList36, NULL, 0 },  // Inst #1424 = MONITORrrr
5609  { 1425,	0,	0,	0,	0,	"MONTMUL", 0|(1<<MCID::UnmodeledSideEffects), 0x180000f01ULL, ImplicitList37, ImplicitList38, 0 },  // Inst #1425 = MONTMUL
5610  { 1426,	1,	1,	0,	0,	"MOV16ao16", 0|(1<<MCID::UnmodeledSideEffects), 0x146014041ULL, NULL, NULL, OperandInfo73 },  // Inst #1426 = MOV16ao16
5611  { 1427,	6,	0,	0,	0,	"MOV16mi", 0|(1<<MCID::MayStore), 0x18e00c058ULL, NULL, NULL, OperandInfo15 },  // Inst #1427 = MOV16mi
5612  { 1428,	6,	0,	0,	0,	"MOV16mr", 0|(1<<MCID::MayStore), 0x112000044ULL, NULL, NULL, OperandInfo16 },  // Inst #1428 = MOV16mr
5613  { 1429,	6,	1,	0,	0,	"MOV16ms", 0|(1<<MCID::UnmodeledSideEffects), 0x118000044ULL, NULL, NULL, OperandInfo167 },  // Inst #1429 = MOV16ms
5614  { 1430,	1,	0,	0,	0,	"MOV16o16a", 0|(1<<MCID::UnmodeledSideEffects), 0x142014041ULL, NULL, NULL, OperandInfo73 },  // Inst #1430 = MOV16o16a
5615  { 1431,	1,	1,	0,	0,	"MOV16r0", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x62000060ULL, NULL, ImplicitList1, OperandInfo113 },  // Inst #1431 = MOV16r0
5616  { 1432,	2,	1,	0,	0,	"MOV16ri", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x17000c042ULL, NULL, NULL, OperandInfo69 },  // Inst #1432 = MOV16ri
5617  { 1433,	6,	1,	0,	0,	"MOV16rm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x116000046ULL, NULL, NULL, OperandInfo11 },  // Inst #1433 = MOV16rm
5618  { 1434,	2,	1,	0,	0,	"MOV16rr", 0, 0x112000043ULL, NULL, NULL, OperandInfo55 },  // Inst #1434 = MOV16rr
5619  { 1435,	2,	1,	0,	0,	"MOV16rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x116000045ULL, NULL, NULL, OperandInfo55 },  // Inst #1435 = MOV16rr_REV
5620  { 1436,	2,	1,	0,	0,	"MOV16rs", 0|(1<<MCID::UnmodeledSideEffects), 0x118000043ULL, NULL, NULL, OperandInfo168 },  // Inst #1436 = MOV16rs
5621  { 1437,	6,	1,	0,	0,	"MOV16sm", 0|(1<<MCID::UnmodeledSideEffects), 0x11c000046ULL, NULL, NULL, OperandInfo169 },  // Inst #1437 = MOV16sm
5622  { 1438,	2,	1,	0,	0,	"MOV16sr", 0|(1<<MCID::UnmodeledSideEffects), 0x11c000045ULL, NULL, NULL, OperandInfo170 },  // Inst #1438 = MOV16sr
5623  { 1439,	1,	1,	0,	0,	"MOV32ao32", 0|(1<<MCID::UnmodeledSideEffects), 0x146014001ULL, NULL, NULL, OperandInfo73 },  // Inst #1439 = MOV32ao32
5624  { 1440,	2,	1,	0,	0,	"MOV32cr", 0|(1<<MCID::UnmodeledSideEffects), 0x44000105ULL, NULL, NULL, OperandInfo171 },  // Inst #1440 = MOV32cr
5625  { 1441,	2,	1,	0,	0,	"MOV32dr", 0|(1<<MCID::UnmodeledSideEffects), 0x46000105ULL, NULL, NULL, OperandInfo172 },  // Inst #1441 = MOV32dr
5626  { 1442,	6,	0,	0,	0,	"MOV32mi", 0|(1<<MCID::MayStore), 0x18e014018ULL, NULL, NULL, OperandInfo15 },  // Inst #1442 = MOV32mi
5627  { 1443,	6,	0,	0,	0,	"MOV32mr", 0|(1<<MCID::MayStore), 0x112000004ULL, NULL, NULL, OperandInfo20 },  // Inst #1443 = MOV32mr
5628  { 1444,	6,	1,	0,	0,	"MOV32ms", 0|(1<<MCID::UnmodeledSideEffects), 0x118000004ULL, NULL, NULL, OperandInfo167 },  // Inst #1444 = MOV32ms
5629  { 1445,	1,	0,	0,	0,	"MOV32o32a", 0|(1<<MCID::UnmodeledSideEffects), 0x142014001ULL, NULL, NULL, OperandInfo73 },  // Inst #1445 = MOV32o32a
5630  { 1446,	1,	1,	0,	0,	"MOV32r0", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x62000020ULL, NULL, ImplicitList1, OperandInfo72 },  // Inst #1446 = MOV32r0
5631  { 1447,	2,	1,	0,	0,	"MOV32rc", 0|(1<<MCID::UnmodeledSideEffects), 0x40000103ULL, NULL, NULL, OperandInfo173 },  // Inst #1447 = MOV32rc
5632  { 1448,	2,	1,	0,	0,	"MOV32rd", 0|(1<<MCID::UnmodeledSideEffects), 0x42000103ULL, NULL, NULL, OperandInfo174 },  // Inst #1448 = MOV32rd
5633  { 1449,	2,	1,	0,	0,	"MOV32ri", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x170014002ULL, NULL, NULL, OperandInfo70 },  // Inst #1449 = MOV32ri
5634  { 1450,	6,	1,	0,	0,	"MOV32rm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x116000006ULL, NULL, NULL, OperandInfo12 },  // Inst #1450 = MOV32rm
5635  { 1451,	2,	1,	0,	0,	"MOV32rr", 0, 0x112000003ULL, NULL, NULL, OperandInfo65 },  // Inst #1451 = MOV32rr
5636  { 1452,	2,	1,	0,	0,	"MOV32rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x116000005ULL, NULL, NULL, OperandInfo65 },  // Inst #1452 = MOV32rr_REV
5637  { 1453,	2,	1,	0,	0,	"MOV32rs", 0|(1<<MCID::UnmodeledSideEffects), 0x118000003ULL, NULL, NULL, OperandInfo175 },  // Inst #1453 = MOV32rs
5638  { 1454,	6,	1,	0,	0,	"MOV32sm", 0|(1<<MCID::UnmodeledSideEffects), 0x11c000006ULL, NULL, NULL, OperandInfo169 },  // Inst #1454 = MOV32sm
5639  { 1455,	2,	1,	0,	0,	"MOV32sr", 0|(1<<MCID::UnmodeledSideEffects), 0x11c000005ULL, NULL, NULL, OperandInfo176 },  // Inst #1455 = MOV32sr
5640  { 1456,	2,	1,	0,	0,	"MOV64cr", 0|(1<<MCID::UnmodeledSideEffects), 0x44000105ULL, NULL, NULL, OperandInfo177 },  // Inst #1456 = MOV64cr
5641  { 1457,	2,	1,	0,	0,	"MOV64dr", 0|(1<<MCID::UnmodeledSideEffects), 0x46000105ULL, NULL, NULL, OperandInfo178 },  // Inst #1457 = MOV64dr
5642  { 1458,	6,	0,	0,	0,	"MOV64mi32", 0|(1<<MCID::MayStore), 0x18e016018ULL, NULL, NULL, OperandInfo15 },  // Inst #1458 = MOV64mi32
5643  { 1459,	6,	0,	0,	0,	"MOV64mr", 0|(1<<MCID::MayStore), 0x112002004ULL, NULL, NULL, OperandInfo24 },  // Inst #1459 = MOV64mr
5644  { 1460,	6,	1,	0,	0,	"MOV64ms", 0|(1<<MCID::UnmodeledSideEffects), 0x118002004ULL, NULL, NULL, OperandInfo167 },  // Inst #1460 = MOV64ms
5645  { 1461,	1,	1,	0,	0,	"MOV64r0", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x62000020ULL, NULL, ImplicitList1, OperandInfo74 },  // Inst #1461 = MOV64r0
5646  { 1462,	2,	1,	0,	0,	"MOV64rc", 0|(1<<MCID::UnmodeledSideEffects), 0x40000103ULL, NULL, NULL, OperandInfo179 },  // Inst #1462 = MOV64rc
5647  { 1463,	2,	1,	0,	0,	"MOV64rd", 0|(1<<MCID::UnmodeledSideEffects), 0x42000103ULL, NULL, NULL, OperandInfo180 },  // Inst #1463 = MOV64rd
5648  { 1464,	2,	1,	0,	0,	"MOV64ri", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x17001e002ULL, NULL, NULL, OperandInfo71 },  // Inst #1464 = MOV64ri
5649  { 1465,	2,	1,	0,	0,	"MOV64ri32", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x18e016010ULL, NULL, NULL, OperandInfo71 },  // Inst #1465 = MOV64ri32
5650  { 1466,	2,	1,	0,	0,	"MOV64ri64i32", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x170014002ULL, NULL, NULL, OperandInfo71 },  // Inst #1466 = MOV64ri64i32
5651  { 1467,	6,	1,	0,	0,	"MOV64rm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x116002006ULL, NULL, NULL, OperandInfo13 },  // Inst #1467 = MOV64rm
5652  { 1468,	2,	1,	0,	0,	"MOV64rr", 0, 0x112002003ULL, NULL, NULL, OperandInfo66 },  // Inst #1468 = MOV64rr
5653  { 1469,	2,	1,	0,	0,	"MOV64rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x116002005ULL, NULL, NULL, OperandInfo66 },  // Inst #1469 = MOV64rr_REV
5654  { 1470,	2,	1,	0,	0,	"MOV64rs", 0|(1<<MCID::UnmodeledSideEffects), 0x118002003ULL, NULL, NULL, OperandInfo181 },  // Inst #1470 = MOV64rs
5655  { 1471,	6,	1,	0,	0,	"MOV64sm", 0|(1<<MCID::UnmodeledSideEffects), 0x11c002006ULL, NULL, NULL, OperandInfo169 },  // Inst #1471 = MOV64sm
5656  { 1472,	2,	1,	0,	0,	"MOV64sr", 0|(1<<MCID::UnmodeledSideEffects), 0x11c002005ULL, NULL, NULL, OperandInfo182 },  // Inst #1472 = MOV64sr
5657  { 1473,	2,	1,	0,	0,	"MOV64toPQIrr", 0, 0xdd002145ULL, NULL, NULL, OperandInfo183 },  // Inst #1473 = MOV64toPQIrr
5658  { 1474,	6,	1,	0,	0,	"MOV64toSDrm", 0|(1<<MCID::MayLoad), 0xfc800c06ULL, NULL, NULL, OperandInfo101 },  // Inst #1474 = MOV64toSDrm
5659  { 1475,	2,	1,	0,	0,	"MOV64toSDrr", 0|(1<<MCID::Bitcast), 0xdd002145ULL, NULL, NULL, OperandInfo102 },  // Inst #1475 = MOV64toSDrr
5660  { 1476,	1,	1,	0,	0,	"MOV8ao8", 0|(1<<MCID::UnmodeledSideEffects), 0x144014001ULL, NULL, NULL, OperandInfo73 },  // Inst #1476 = MOV8ao8
5661  { 1477,	6,	0,	0,	0,	"MOV8mi", 0|(1<<MCID::MayStore), 0x18c004018ULL, NULL, NULL, OperandInfo15 },  // Inst #1477 = MOV8mi
5662  { 1478,	6,	0,	0,	0,	"MOV8mr", 0|(1<<MCID::MayStore), 0x110000004ULL, NULL, NULL, OperandInfo28 },  // Inst #1478 = MOV8mr
5663  { 1479,	6,	0,	0,	0,	"MOV8mr_NOREX", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x110000004ULL, NULL, NULL, OperandInfo184 },  // Inst #1479 = MOV8mr_NOREX
5664  { 1480,	1,	0,	0,	0,	"MOV8o8a", 0|(1<<MCID::UnmodeledSideEffects), 0x140014001ULL, NULL, NULL, OperandInfo73 },  // Inst #1480 = MOV8o8a
5665  { 1481,	1,	1,	0,	0,	"MOV8r0", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x60000020ULL, NULL, ImplicitList1, OperandInfo114 },  // Inst #1481 = MOV8r0
5666  { 1482,	2,	1,	0,	0,	"MOV8ri", 0|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x160004002ULL, NULL, NULL, OperandInfo88 },  // Inst #1482 = MOV8ri
5667  { 1483,	6,	1,	0,	0,	"MOV8rm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x114000006ULL, NULL, NULL, OperandInfo14 },  // Inst #1483 = MOV8rm
5668  { 1484,	6,	1,	0,	0,	"MOV8rm_NOREX", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x114000006ULL, NULL, NULL, OperandInfo185 },  // Inst #1484 = MOV8rm_NOREX
5669  { 1485,	2,	1,	0,	0,	"MOV8rr", 0, 0x110000003ULL, NULL, NULL, OperandInfo89 },  // Inst #1485 = MOV8rr
5670  { 1486,	2,	1,	0,	0,	"MOV8rr_NOREX", 0, 0x110000003ULL, NULL, NULL, OperandInfo186 },  // Inst #1486 = MOV8rr_NOREX
5671  { 1487,	2,	1,	0,	0,	"MOV8rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x114000005ULL, NULL, NULL, OperandInfo89 },  // Inst #1487 = MOV8rr_REV
5672  { 1488,	6,	0,	0,	0,	"MOVAPDmr", 0|(1<<MCID::MayStore), 0x53000144ULL, NULL, NULL, OperandInfo187 },  // Inst #1488 = MOVAPDmr
5673  { 1489,	6,	1,	0,	0,	"MOVAPDrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x51000146ULL, NULL, NULL, OperandInfo47 },  // Inst #1489 = MOVAPDrm
5674  { 1490,	2,	1,	0,	0,	"MOVAPDrr", 0, 0x51000145ULL, NULL, NULL, OperandInfo48 },  // Inst #1490 = MOVAPDrr
5675  { 1491,	2,	1,	0,	0,	"MOVAPDrr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x53000143ULL, NULL, NULL, OperandInfo48 },  // Inst #1491 = MOVAPDrr_REV
5676  { 1492,	6,	0,	0,	0,	"MOVAPSmr", 0|(1<<MCID::MayStore), 0x52800104ULL, NULL, NULL, OperandInfo187 },  // Inst #1492 = MOVAPSmr
5677  { 1493,	6,	1,	0,	0,	"MOVAPSrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x50800106ULL, NULL, NULL, OperandInfo47 },  // Inst #1493 = MOVAPSrm
5678  { 1494,	2,	1,	0,	0,	"MOVAPSrr", 0, 0x50800105ULL, NULL, NULL, OperandInfo48 },  // Inst #1494 = MOVAPSrr
5679  { 1495,	2,	1,	0,	0,	"MOVAPSrr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x52800103ULL, NULL, NULL, OperandInfo48 },  // Inst #1495 = MOVAPSrr_REV
5680  { 1496,	6,	0,	0,	0,	"MOVBE16mr", 0|(1<<MCID::MayStore), 0x1e2000d44ULL, NULL, NULL, OperandInfo16 },  // Inst #1496 = MOVBE16mr
5681  { 1497,	6,	1,	0,	0,	"MOVBE16rm", 0|(1<<MCID::MayLoad), 0x1e0000d46ULL, NULL, NULL, OperandInfo11 },  // Inst #1497 = MOVBE16rm
5682  { 1498,	6,	0,	0,	0,	"MOVBE32mr", 0|(1<<MCID::MayStore), 0x1e2000d04ULL, NULL, NULL, OperandInfo20 },  // Inst #1498 = MOVBE32mr
5683  { 1499,	6,	1,	0,	0,	"MOVBE32rm", 0|(1<<MCID::MayLoad), 0x1e0000d06ULL, NULL, NULL, OperandInfo12 },  // Inst #1499 = MOVBE32rm
5684  { 1500,	6,	0,	0,	0,	"MOVBE64mr", 0|(1<<MCID::MayStore), 0x1e2002d04ULL, NULL, NULL, OperandInfo24 },  // Inst #1500 = MOVBE64mr
5685  { 1501,	6,	1,	0,	0,	"MOVBE64rm", 0|(1<<MCID::MayLoad), 0x1e0002d06ULL, NULL, NULL, OperandInfo13 },  // Inst #1501 = MOVBE64rm
5686  { 1502,	6,	1,	0,	0,	"MOVDDUPrm", 0|(1<<MCID::MayLoad), 0x25000b06ULL, NULL, NULL, OperandInfo47 },  // Inst #1502 = MOVDDUPrm
5687  { 1503,	2,	1,	0,	0,	"MOVDDUPrr", 0, 0x25000b05ULL, NULL, NULL, OperandInfo48 },  // Inst #1503 = MOVDDUPrr
5688  { 1504,	6,	1,	0,	0,	"MOVDI2PDIrm", 0|(1<<MCID::MayLoad), 0xdd000146ULL, NULL, NULL, OperandInfo47 },  // Inst #1504 = MOVDI2PDIrm
5689  { 1505,	2,	1,	0,	0,	"MOVDI2PDIrr", 0, 0xdd000145ULL, NULL, NULL, OperandInfo188 },  // Inst #1505 = MOVDI2PDIrr
5690  { 1506,	6,	1,	0,	0,	"MOVDI2SSrm", 0|(1<<MCID::MayLoad), 0xdd000146ULL, NULL, NULL, OperandInfo99 },  // Inst #1506 = MOVDI2SSrm
5691  { 1507,	2,	1,	0,	0,	"MOVDI2SSrr", 0|(1<<MCID::Bitcast), 0xdd000145ULL, NULL, NULL, OperandInfo105 },  // Inst #1507 = MOVDI2SSrr
5692  { 1508,	6,	0,	0,	0,	"MOVDQAmr", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0xff800144ULL, NULL, NULL, OperandInfo187 },  // Inst #1508 = MOVDQAmr
5693  { 1509,	6,	1,	0,	0,	"MOVDQArm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0xdf800146ULL, NULL, NULL, OperandInfo47 },  // Inst #1509 = MOVDQArm
5694  { 1510,	2,	1,	0,	0,	"MOVDQArr", 0, 0xdf800145ULL, NULL, NULL, OperandInfo48 },  // Inst #1510 = MOVDQArr
5695  { 1511,	2,	1,	0,	0,	"MOVDQArr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0xff800143ULL, NULL, NULL, OperandInfo48 },  // Inst #1511 = MOVDQArr_REV
5696  { 1512,	6,	0,	0,	0,	"MOVDQUmr", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0xff800c04ULL, NULL, NULL, OperandInfo187 },  // Inst #1512 = MOVDQUmr
5697  { 1513,	6,	0,	0,	0,	"MOVDQUmr_Int", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0xff800c04ULL, NULL, NULL, OperandInfo187 },  // Inst #1513 = MOVDQUmr_Int
5698  { 1514,	6,	1,	0,	0,	"MOVDQUrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0xdf800c06ULL, NULL, NULL, OperandInfo47 },  // Inst #1514 = MOVDQUrm
5699  { 1515,	2,	1,	0,	0,	"MOVDQUrr", 0|(1<<MCID::UnmodeledSideEffects), 0xdf800c05ULL, NULL, NULL, OperandInfo48 },  // Inst #1515 = MOVDQUrr
5700  { 1516,	2,	1,	0,	0,	"MOVDQUrr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0xff800c03ULL, NULL, NULL, OperandInfo48 },  // Inst #1516 = MOVDQUrr_REV
5701  { 1517,	3,	1,	0,	0,	"MOVHLPSrr", 0, 0x24800105ULL, NULL, NULL, OperandInfo33 },  // Inst #1517 = MOVHLPSrr
5702  { 1518,	6,	0,	0,	0,	"MOVHPDmr", 0|(1<<MCID::MayStore), 0x2f000144ULL, NULL, NULL, OperandInfo187 },  // Inst #1518 = MOVHPDmr
5703  { 1519,	7,	1,	0,	0,	"MOVHPDrm", 0|(1<<MCID::MayLoad), 0x2d000146ULL, NULL, NULL, OperandInfo32 },  // Inst #1519 = MOVHPDrm
5704  { 1520,	6,	0,	0,	0,	"MOVHPSmr", 0|(1<<MCID::MayStore), 0x2e800104ULL, NULL, NULL, OperandInfo187 },  // Inst #1520 = MOVHPSmr
5705  { 1521,	7,	1,	0,	0,	"MOVHPSrm", 0|(1<<MCID::MayLoad), 0x2c800106ULL, NULL, NULL, OperandInfo32 },  // Inst #1521 = MOVHPSrm
5706  { 1522,	3,	1,	0,	0,	"MOVLHPSrr", 0, 0x2c800105ULL, NULL, NULL, OperandInfo33 },  // Inst #1522 = MOVLHPSrr
5707  { 1523,	6,	0,	0,	0,	"MOVLPDmr", 0|(1<<MCID::MayStore), 0x27000144ULL, NULL, NULL, OperandInfo187 },  // Inst #1523 = MOVLPDmr
5708  { 1524,	7,	1,	0,	0,	"MOVLPDrm", 0|(1<<MCID::MayLoad), 0x25000146ULL, NULL, NULL, OperandInfo32 },  // Inst #1524 = MOVLPDrm
5709  { 1525,	6,	0,	0,	0,	"MOVLPSmr", 0|(1<<MCID::MayStore), 0x26800104ULL, NULL, NULL, OperandInfo187 },  // Inst #1525 = MOVLPSmr
5710  { 1526,	7,	1,	0,	0,	"MOVLPSrm", 0|(1<<MCID::MayLoad), 0x24800106ULL, NULL, NULL, OperandInfo32 },  // Inst #1526 = MOVLPSrm
5711  { 1527,	6,	0,	0,	0,	"MOVLQ128mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1ad000144ULL, NULL, NULL, OperandInfo187 },  // Inst #1527 = MOVLQ128mr
5712  { 1528,	2,	1,	0,	0,	"MOVMSKPDrr32", 0, 0xa1000145ULL, NULL, NULL, OperandInfo98 },  // Inst #1528 = MOVMSKPDrr32
5713  { 1529,	2,	1,	0,	0,	"MOVMSKPDrr64", 0|(1<<MCID::UnmodeledSideEffects), 0xa1002145ULL, NULL, NULL, OperandInfo97 },  // Inst #1529 = MOVMSKPDrr64
5714  { 1530,	2,	1,	0,	0,	"MOVMSKPSrr32", 0, 0xa0800105ULL, NULL, NULL, OperandInfo98 },  // Inst #1530 = MOVMSKPSrr32
5715  { 1531,	2,	1,	0,	0,	"MOVMSKPSrr64", 0|(1<<MCID::UnmodeledSideEffects), 0xa0802105ULL, NULL, NULL, OperandInfo97 },  // Inst #1531 = MOVMSKPSrr64
5716  { 1532,	6,	1,	0,	0,	"MOVNTDQArm", 0|(1<<MCID::MayLoad), 0x55800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #1532 = MOVNTDQArm
5717  { 1533,	6,	0,	0,	0,	"MOVNTDQ_64mr", 0|(1<<MCID::MayStore), 0x1cf000144ULL, NULL, NULL, OperandInfo187 },  // Inst #1533 = MOVNTDQ_64mr
5718  { 1534,	6,	0,	0,	0,	"MOVNTDQmr", 0|(1<<MCID::MayStore), 0x1cf800144ULL, NULL, NULL, OperandInfo187 },  // Inst #1534 = MOVNTDQmr
5719  { 1535,	6,	0,	0,	0,	"MOVNTI_64mr", 0|(1<<MCID::MayStore), 0x186002104ULL, NULL, NULL, OperandInfo24 },  // Inst #1535 = MOVNTI_64mr
5720  { 1536,	6,	0,	0,	0,	"MOVNTImr", 0|(1<<MCID::MayStore), 0x186000104ULL, NULL, NULL, OperandInfo20 },  // Inst #1536 = MOVNTImr
5721  { 1537,	6,	0,	0,	0,	"MOVNTPDmr", 0|(1<<MCID::MayStore), 0x57000144ULL, NULL, NULL, OperandInfo187 },  // Inst #1537 = MOVNTPDmr
5722  { 1538,	6,	0,	0,	0,	"MOVNTPSmr", 0|(1<<MCID::MayStore), 0x56800104ULL, NULL, NULL, OperandInfo187 },  // Inst #1538 = MOVNTPSmr
5723  { 1539,	2,	1,	0,	0,	"MOVPC32r", 0|(1<<MCID::NotDuplicable), 0x1d0014000ULL, ImplicitList6, NULL, OperandInfo70 },  // Inst #1539 = MOVPC32r
5724  { 1540,	6,	0,	0,	0,	"MOVPDI2DImr", 0|(1<<MCID::MayStore), 0xfd000144ULL, NULL, NULL, OperandInfo187 },  // Inst #1540 = MOVPDI2DImr
5725  { 1541,	2,	1,	0,	0,	"MOVPDI2DIrr", 0, 0xfd000143ULL, NULL, NULL, OperandInfo98 },  // Inst #1541 = MOVPDI2DIrr
5726  { 1542,	6,	0,	0,	0,	"MOVPQI2QImr", 0|(1<<MCID::MayStore), 0x1ad000144ULL, NULL, NULL, OperandInfo187 },  // Inst #1542 = MOVPQI2QImr
5727  { 1543,	2,	1,	0,	0,	"MOVPQIto64rr", 0, 0xfd002143ULL, NULL, NULL, OperandInfo97 },  // Inst #1543 = MOVPQIto64rr
5728  { 1544,	6,	1,	0,	0,	"MOVQI2PQIrm", 0|(1<<MCID::MayLoad), 0xfc000c06ULL, NULL, NULL, OperandInfo47 },  // Inst #1544 = MOVQI2PQIrm
5729  { 1545,	2,	1,	0,	0,	"MOVQxrxr", 0|(1<<MCID::UnmodeledSideEffects), 0xfc000c05ULL, NULL, NULL, OperandInfo48 },  // Inst #1545 = MOVQxrxr
5730  { 1546,	0,	0,	0,	0,	"MOVSB", 0|(1<<MCID::UnmodeledSideEffects), 0x148000001ULL, ImplicitList39, ImplicitList40, 0 },  // Inst #1546 = MOVSB
5731  { 1547,	0,	0,	0,	0,	"MOVSD", 0|(1<<MCID::UnmodeledSideEffects), 0x14a000001ULL, ImplicitList39, ImplicitList40, 0 },  // Inst #1547 = MOVSD
5732  { 1548,	6,	0,	0,	0,	"MOVSDmr", 0|(1<<MCID::MayStore), 0x22000b04ULL, NULL, NULL, OperandInfo189 },  // Inst #1548 = MOVSDmr
5733  { 1549,	6,	1,	0,	0,	"MOVSDrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x20000b06ULL, NULL, NULL, OperandInfo101 },  // Inst #1549 = MOVSDrm
5734  { 1550,	3,	1,	0,	0,	"MOVSDrr", 0, 0x20000b05ULL, NULL, NULL, OperandInfo190 },  // Inst #1550 = MOVSDrr
5735  { 1551,	3,	1,	0,	0,	"MOVSDrr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x22000b03ULL, NULL, NULL, OperandInfo190 },  // Inst #1551 = MOVSDrr_REV
5736  { 1552,	6,	0,	0,	0,	"MOVSDto64mr", 0|(1<<MCID::MayStore), 0xfd002144ULL, NULL, NULL, OperandInfo189 },  // Inst #1552 = MOVSDto64mr
5737  { 1553,	2,	1,	0,	0,	"MOVSDto64rr", 0|(1<<MCID::Bitcast), 0xfd002143ULL, NULL, NULL, OperandInfo109 },  // Inst #1553 = MOVSDto64rr
5738  { 1554,	6,	1,	0,	0,	"MOVSHDUPrm", 0|(1<<MCID::MayLoad), 0x2c800c06ULL, NULL, NULL, OperandInfo47 },  // Inst #1554 = MOVSHDUPrm
5739  { 1555,	2,	1,	0,	0,	"MOVSHDUPrr", 0, 0x2c800c05ULL, NULL, NULL, OperandInfo48 },  // Inst #1555 = MOVSHDUPrr
5740  { 1556,	6,	1,	0,	0,	"MOVSLDUPrm", 0|(1<<MCID::MayLoad), 0x24800c06ULL, NULL, NULL, OperandInfo47 },  // Inst #1556 = MOVSLDUPrm
5741  { 1557,	2,	1,	0,	0,	"MOVSLDUPrr", 0, 0x24800c05ULL, NULL, NULL, OperandInfo48 },  // Inst #1557 = MOVSLDUPrr
5742  { 1558,	0,	0,	0,	0,	"MOVSQ", 0|(1<<MCID::UnmodeledSideEffects), 0x14a002001ULL, ImplicitList39, ImplicitList40, 0 },  // Inst #1558 = MOVSQ
5743  { 1559,	6,	0,	0,	0,	"MOVSS2DImr", 0|(1<<MCID::MayStore), 0xfd000144ULL, NULL, NULL, OperandInfo191 },  // Inst #1559 = MOVSS2DImr
5744  { 1560,	2,	1,	0,	0,	"MOVSS2DIrr", 0|(1<<MCID::Bitcast), 0xfd000143ULL, NULL, NULL, OperandInfo108 },  // Inst #1560 = MOVSS2DIrr
5745  { 1561,	6,	0,	0,	0,	"MOVSSmr", 0|(1<<MCID::MayStore), 0x22000c04ULL, NULL, NULL, OperandInfo191 },  // Inst #1561 = MOVSSmr
5746  { 1562,	6,	1,	0,	0,	"MOVSSrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x20000c06ULL, NULL, NULL, OperandInfo99 },  // Inst #1562 = MOVSSrm
5747  { 1563,	3,	1,	0,	0,	"MOVSSrr", 0, 0x20000c05ULL, NULL, NULL, OperandInfo192 },  // Inst #1563 = MOVSSrr
5748  { 1564,	3,	1,	0,	0,	"MOVSSrr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x22000c03ULL, NULL, NULL, OperandInfo192 },  // Inst #1564 = MOVSSrr_REV
5749  { 1565,	0,	0,	0,	0,	"MOVSW", 0|(1<<MCID::UnmodeledSideEffects), 0x14a000041ULL, ImplicitList39, ImplicitList40, 0 },  // Inst #1565 = MOVSW
5750  { 1566,	6,	1,	0,	0,	"MOVSX16rm8", 0|(1<<MCID::UnmodeledSideEffects), 0x17c000146ULL, NULL, NULL, OperandInfo11 },  // Inst #1566 = MOVSX16rm8
5751  { 1567,	2,	1,	0,	0,	"MOVSX16rr8", 0|(1<<MCID::UnmodeledSideEffects), 0x17c000145ULL, NULL, NULL, OperandInfo193 },  // Inst #1567 = MOVSX16rr8
5752  { 1568,	6,	1,	0,	0,	"MOVSX32rm16", 0|(1<<MCID::MayLoad), 0x17e000106ULL, NULL, NULL, OperandInfo12 },  // Inst #1568 = MOVSX32rm16
5753  { 1569,	6,	1,	0,	0,	"MOVSX32rm8", 0|(1<<MCID::MayLoad), 0x17c000106ULL, NULL, NULL, OperandInfo12 },  // Inst #1569 = MOVSX32rm8
5754  { 1570,	2,	1,	0,	0,	"MOVSX32rr16", 0, 0x17e000105ULL, NULL, NULL, OperandInfo194 },  // Inst #1570 = MOVSX32rr16
5755  { 1571,	2,	1,	0,	0,	"MOVSX32rr8", 0, 0x17c000105ULL, NULL, NULL, OperandInfo195 },  // Inst #1571 = MOVSX32rr8
5756  { 1572,	6,	1,	0,	0,	"MOVSX64rm16", 0|(1<<MCID::MayLoad), 0x17e002106ULL, NULL, NULL, OperandInfo13 },  // Inst #1572 = MOVSX64rm16
5757  { 1573,	6,	1,	0,	0,	"MOVSX64rm32", 0|(1<<MCID::MayLoad), 0xc6002006ULL, NULL, NULL, OperandInfo13 },  // Inst #1573 = MOVSX64rm32
5758  { 1574,	6,	1,	0,	0,	"MOVSX64rm8", 0|(1<<MCID::MayLoad), 0x17c002106ULL, NULL, NULL, OperandInfo13 },  // Inst #1574 = MOVSX64rm8
5759  { 1575,	2,	1,	0,	0,	"MOVSX64rr16", 0, 0x17e002105ULL, NULL, NULL, OperandInfo196 },  // Inst #1575 = MOVSX64rr16
5760  { 1576,	2,	1,	0,	0,	"MOVSX64rr32", 0, 0xc6002005ULL, NULL, NULL, OperandInfo141 },  // Inst #1576 = MOVSX64rr32
5761  { 1577,	2,	1,	0,	0,	"MOVSX64rr8", 0, 0x17c002105ULL, NULL, NULL, OperandInfo197 },  // Inst #1577 = MOVSX64rr8
5762  { 1578,	6,	0,	0,	0,	"MOVUPDmr", 0|(1<<MCID::MayStore), 0x23000144ULL, NULL, NULL, OperandInfo187 },  // Inst #1578 = MOVUPDmr
5763  { 1579,	6,	1,	0,	0,	"MOVUPDrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x21000146ULL, NULL, NULL, OperandInfo47 },  // Inst #1579 = MOVUPDrm
5764  { 1580,	2,	1,	0,	0,	"MOVUPDrr", 0, 0x21000145ULL, NULL, NULL, OperandInfo48 },  // Inst #1580 = MOVUPDrr
5765  { 1581,	2,	1,	0,	0,	"MOVUPDrr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x23000143ULL, NULL, NULL, OperandInfo48 },  // Inst #1581 = MOVUPDrr_REV
5766  { 1582,	6,	0,	0,	0,	"MOVUPSmr", 0|(1<<MCID::MayStore), 0x22800104ULL, NULL, NULL, OperandInfo187 },  // Inst #1582 = MOVUPSmr
5767  { 1583,	6,	1,	0,	0,	"MOVUPSrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x20800106ULL, NULL, NULL, OperandInfo47 },  // Inst #1583 = MOVUPSrm
5768  { 1584,	2,	1,	0,	0,	"MOVUPSrr", 0, 0x20800105ULL, NULL, NULL, OperandInfo48 },  // Inst #1584 = MOVUPSrr
5769  { 1585,	2,	1,	0,	0,	"MOVUPSrr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x22800103ULL, NULL, NULL, OperandInfo48 },  // Inst #1585 = MOVUPSrr_REV
5770  { 1586,	6,	1,	0,	0,	"MOVZDI2PDIrm", 0|(1<<MCID::MayLoad), 0xdd000146ULL, NULL, NULL, OperandInfo47 },  // Inst #1586 = MOVZDI2PDIrm
5771  { 1587,	2,	1,	0,	0,	"MOVZDI2PDIrr", 0, 0xdd000145ULL, NULL, NULL, OperandInfo188 },  // Inst #1587 = MOVZDI2PDIrr
5772  { 1588,	6,	1,	0,	0,	"MOVZPQILo2PQIrm", 0|(1<<MCID::MayLoad), 0xfc000c06ULL, NULL, NULL, OperandInfo47 },  // Inst #1588 = MOVZPQILo2PQIrm
5773  { 1589,	2,	1,	0,	0,	"MOVZPQILo2PQIrr", 0, 0xfc000c05ULL, NULL, NULL, OperandInfo48 },  // Inst #1589 = MOVZPQILo2PQIrr
5774  { 1590,	6,	1,	0,	0,	"MOVZQI2PQIrm", 0|(1<<MCID::MayLoad), 0xfc000c06ULL, NULL, NULL, OperandInfo47 },  // Inst #1590 = MOVZQI2PQIrm
5775  { 1591,	2,	1,	0,	0,	"MOVZQI2PQIrr", 0, 0xdd002145ULL, NULL, NULL, OperandInfo183 },  // Inst #1591 = MOVZQI2PQIrr
5776  { 1592,	6,	1,	0,	0,	"MOVZX16rm8", 0|(1<<MCID::UnmodeledSideEffects), 0x16c000146ULL, NULL, NULL, OperandInfo11 },  // Inst #1592 = MOVZX16rm8
5777  { 1593,	2,	1,	0,	0,	"MOVZX16rr8", 0|(1<<MCID::UnmodeledSideEffects), 0x16c000145ULL, NULL, NULL, OperandInfo193 },  // Inst #1593 = MOVZX16rr8
5778  { 1594,	6,	1,	0,	0,	"MOVZX32_NOREXrm8", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x16c000106ULL, NULL, NULL, OperandInfo198 },  // Inst #1594 = MOVZX32_NOREXrm8
5779  { 1595,	2,	1,	0,	0,	"MOVZX32_NOREXrr8", 0|(1<<MCID::UnmodeledSideEffects), 0x16c000105ULL, NULL, NULL, OperandInfo199 },  // Inst #1595 = MOVZX32_NOREXrr8
5780  { 1596,	6,	1,	0,	0,	"MOVZX32rm16", 0|(1<<MCID::MayLoad), 0x16e000106ULL, NULL, NULL, OperandInfo12 },  // Inst #1596 = MOVZX32rm16
5781  { 1597,	6,	1,	0,	0,	"MOVZX32rm8", 0|(1<<MCID::MayLoad), 0x16c000106ULL, NULL, NULL, OperandInfo12 },  // Inst #1597 = MOVZX32rm8
5782  { 1598,	2,	1,	0,	0,	"MOVZX32rr16", 0, 0x16e000105ULL, NULL, NULL, OperandInfo194 },  // Inst #1598 = MOVZX32rr16
5783  { 1599,	2,	1,	0,	0,	"MOVZX32rr8", 0, 0x16c000105ULL, NULL, NULL, OperandInfo195 },  // Inst #1599 = MOVZX32rr8
5784  { 1600,	6,	1,	0,	0,	"MOVZX64rm16", 0|(1<<MCID::MayLoad), 0x16e000106ULL, NULL, NULL, OperandInfo13 },  // Inst #1600 = MOVZX64rm16
5785  { 1601,	6,	1,	0,	0,	"MOVZX64rm16_Q", 0|(1<<MCID::UnmodeledSideEffects), 0x16e002106ULL, NULL, NULL, OperandInfo13 },  // Inst #1601 = MOVZX64rm16_Q
5786  { 1602,	6,	1,	0,	0,	"MOVZX64rm32", 0|(1<<MCID::MayLoad), 0x116000006ULL, NULL, NULL, OperandInfo13 },  // Inst #1602 = MOVZX64rm32
5787  { 1603,	6,	1,	0,	0,	"MOVZX64rm8", 0|(1<<MCID::MayLoad), 0x16c000106ULL, NULL, NULL, OperandInfo13 },  // Inst #1603 = MOVZX64rm8
5788  { 1604,	6,	1,	0,	0,	"MOVZX64rm8_Q", 0|(1<<MCID::UnmodeledSideEffects), 0x16c002106ULL, NULL, NULL, OperandInfo13 },  // Inst #1604 = MOVZX64rm8_Q
5789  { 1605,	2,	1,	0,	0,	"MOVZX64rr16", 0, 0x16e000105ULL, NULL, NULL, OperandInfo196 },  // Inst #1605 = MOVZX64rr16
5790  { 1606,	2,	1,	0,	0,	"MOVZX64rr16_Q", 0|(1<<MCID::UnmodeledSideEffects), 0x16e002105ULL, NULL, NULL, OperandInfo196 },  // Inst #1606 = MOVZX64rr16_Q
5791  { 1607,	2,	1,	0,	0,	"MOVZX64rr32", 0, 0x112000003ULL, NULL, NULL, OperandInfo141 },  // Inst #1607 = MOVZX64rr32
5792  { 1608,	2,	1,	0,	0,	"MOVZX64rr8", 0, 0x16c000105ULL, NULL, NULL, OperandInfo197 },  // Inst #1608 = MOVZX64rr8
5793  { 1609,	2,	1,	0,	0,	"MOVZX64rr8_Q", 0|(1<<MCID::UnmodeledSideEffects), 0x16c002105ULL, NULL, NULL, OperandInfo197 },  // Inst #1609 = MOVZX64rr8_Q
5794  { 1610,	8,	1,	0,	0,	"MPSADBWrmi", 0|(1<<MCID::MayLoad), 0x85804e46ULL, NULL, NULL, OperandInfo63 },  // Inst #1610 = MPSADBWrmi
5795  { 1611,	4,	1,	0,	0,	"MPSADBWrri", 0, 0x85804e45ULL, NULL, NULL, OperandInfo64 },  // Inst #1611 = MPSADBWrri
5796  { 1612,	5,	0,	0,	0,	"MUL16m", 0|(1<<MCID::MayLoad), 0x1ee00005cULL, ImplicitList2, ImplicitList21, OperandInfo38 },  // Inst #1612 = MUL16m
5797  { 1613,	1,	0,	0,	0,	"MUL16r", 0, 0x1ee000054ULL, ImplicitList2, ImplicitList21, OperandInfo113 },  // Inst #1613 = MUL16r
5798  { 1614,	5,	0,	0,	0,	"MUL32m", 0|(1<<MCID::MayLoad), 0x1ee00001cULL, ImplicitList3, ImplicitList18, OperandInfo38 },  // Inst #1614 = MUL32m
5799  { 1615,	1,	0,	0,	0,	"MUL32r", 0, 0x1ee000014ULL, ImplicitList3, ImplicitList18, OperandInfo72 },  // Inst #1615 = MUL32r
5800  { 1616,	5,	0,	0,	0,	"MUL64m", 0|(1<<MCID::MayLoad), 0x1ee00201cULL, ImplicitList4, ImplicitList17, OperandInfo38 },  // Inst #1616 = MUL64m
5801  { 1617,	1,	0,	0,	0,	"MUL64r", 0, 0x1ee002014ULL, ImplicitList4, ImplicitList17, OperandInfo74 },  // Inst #1617 = MUL64r
5802  { 1618,	5,	0,	0,	0,	"MUL8m", 0|(1<<MCID::MayLoad), 0x1ec00001cULL, ImplicitList5, ImplicitList22, OperandInfo38 },  // Inst #1618 = MUL8m
5803  { 1619,	1,	0,	0,	0,	"MUL8r", 0, 0x1ec000014ULL, ImplicitList5, ImplicitList22, OperandInfo114 },  // Inst #1619 = MUL8r
5804  { 1620,	7,	1,	0,	0,	"MULPDrm", 0|(1<<MCID::MayLoad), 0xb3000146ULL, NULL, NULL, OperandInfo32 },  // Inst #1620 = MULPDrm
5805  { 1621,	3,	1,	0,	0,	"MULPDrr", 0|(1<<MCID::Commutable), 0xb3000145ULL, NULL, NULL, OperandInfo33 },  // Inst #1621 = MULPDrr
5806  { 1622,	7,	1,	0,	0,	"MULPSrm", 0|(1<<MCID::MayLoad), 0xb2800106ULL, NULL, NULL, OperandInfo32 },  // Inst #1622 = MULPSrm
5807  { 1623,	3,	1,	0,	0,	"MULPSrr", 0|(1<<MCID::Commutable), 0xb2800105ULL, NULL, NULL, OperandInfo33 },  // Inst #1623 = MULPSrr
5808  { 1624,	7,	1,	0,	0,	"MULSDrm", 0|(1<<MCID::MayLoad), 0xb2000b06ULL, NULL, NULL, OperandInfo34 },  // Inst #1624 = MULSDrm
5809  { 1625,	7,	1,	0,	0,	"MULSDrm_Int", 0|(1<<MCID::MayLoad), 0xb2000b06ULL, NULL, NULL, OperandInfo32 },  // Inst #1625 = MULSDrm_Int
5810  { 1626,	3,	1,	0,	0,	"MULSDrr", 0|(1<<MCID::Commutable), 0xb2000b05ULL, NULL, NULL, OperandInfo35 },  // Inst #1626 = MULSDrr
5811  { 1627,	3,	1,	0,	0,	"MULSDrr_Int", 0, 0xb2000b05ULL, NULL, NULL, OperandInfo33 },  // Inst #1627 = MULSDrr_Int
5812  { 1628,	7,	1,	0,	0,	"MULSSrm", 0|(1<<MCID::MayLoad), 0xb2000c06ULL, NULL, NULL, OperandInfo36 },  // Inst #1628 = MULSSrm
5813  { 1629,	7,	1,	0,	0,	"MULSSrm_Int", 0|(1<<MCID::MayLoad), 0xb2000c06ULL, NULL, NULL, OperandInfo32 },  // Inst #1629 = MULSSrm_Int
5814  { 1630,	3,	1,	0,	0,	"MULSSrr", 0|(1<<MCID::Commutable), 0xb2000c05ULL, NULL, NULL, OperandInfo37 },  // Inst #1630 = MULSSrr
5815  { 1631,	3,	1,	0,	0,	"MULSSrr_Int", 0, 0xb2000c05ULL, NULL, NULL, OperandInfo33 },  // Inst #1631 = MULSSrr_Int
5816  { 1632,	5,	0,	0,	0,	"MUL_F32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b0000019ULL, NULL, NULL, OperandInfo38 },  // Inst #1632 = MUL_F32m
5817  { 1633,	5,	0,	0,	0,	"MUL_F64m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b8000019ULL, NULL, NULL, OperandInfo38 },  // Inst #1633 = MUL_F64m
5818  { 1634,	5,	0,	0,	0,	"MUL_FI16m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1bc000019ULL, NULL, NULL, OperandInfo38 },  // Inst #1634 = MUL_FI16m
5819  { 1635,	5,	0,	0,	0,	"MUL_FI32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b4000019ULL, NULL, NULL, OperandInfo38 },  // Inst #1635 = MUL_FI32m
5820  { 1636,	1,	0,	0,	0,	"MUL_FPrST0", 0|(1<<MCID::UnmodeledSideEffects), 0x190000902ULL, NULL, NULL, OperandInfo39 },  // Inst #1636 = MUL_FPrST0
5821  { 1637,	1,	0,	0,	0,	"MUL_FST0r", 0|(1<<MCID::UnmodeledSideEffects), 0x190000302ULL, NULL, NULL, OperandInfo39 },  // Inst #1637 = MUL_FST0r
5822  { 1638,	3,	1,	0,	0,	"MUL_Fp32", 0, 0x80000ULL, NULL, NULL, OperandInfo40 },  // Inst #1638 = MUL_Fp32
5823  { 1639,	7,	1,	0,	0,	"MUL_Fp32m", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #1639 = MUL_Fp32m
5824  { 1640,	3,	1,	0,	0,	"MUL_Fp64", 0, 0x80000ULL, NULL, NULL, OperandInfo42 },  // Inst #1640 = MUL_Fp64
5825  { 1641,	7,	1,	0,	0,	"MUL_Fp64m", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #1641 = MUL_Fp64m
5826  { 1642,	7,	1,	0,	0,	"MUL_Fp64m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #1642 = MUL_Fp64m32
5827  { 1643,	3,	1,	0,	0,	"MUL_Fp80", 0, 0x80000ULL, NULL, NULL, OperandInfo44 },  // Inst #1643 = MUL_Fp80
5828  { 1644,	7,	1,	0,	0,	"MUL_Fp80m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo45 },  // Inst #1644 = MUL_Fp80m32
5829  { 1645,	7,	1,	0,	0,	"MUL_Fp80m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo45 },  // Inst #1645 = MUL_Fp80m64
5830  { 1646,	7,	1,	0,	0,	"MUL_FpI16m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #1646 = MUL_FpI16m32
5831  { 1647,	7,	1,	0,	0,	"MUL_FpI16m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #1647 = MUL_FpI16m64
5832  { 1648,	7,	1,	0,	0,	"MUL_FpI16m80", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo45 },  // Inst #1648 = MUL_FpI16m80
5833  { 1649,	7,	1,	0,	0,	"MUL_FpI32m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #1649 = MUL_FpI32m32
5834  { 1650,	7,	1,	0,	0,	"MUL_FpI32m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #1650 = MUL_FpI32m64
5835  { 1651,	7,	1,	0,	0,	"MUL_FpI32m80", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo45 },  // Inst #1651 = MUL_FpI32m80
5836  { 1652,	1,	0,	0,	0,	"MUL_FrST0", 0|(1<<MCID::UnmodeledSideEffects), 0x190000702ULL, NULL, NULL, OperandInfo39 },  // Inst #1652 = MUL_FrST0
5837  { 1653,	2,	0,	0,	0,	"MWAIT", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, NULL, OperandInfo65 },  // Inst #1653 = MWAIT
5838  { 1654,	0,	0,	0,	0,	"MWAITrr", 0|(1<<MCID::UnmodeledSideEffects), 0x2000126ULL, ImplicitList41, NULL, 0 },  // Inst #1654 = MWAITrr
5839  { 1655,	5,	0,	0,	0,	"NEG16m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1ee00005bULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #1655 = NEG16m
5840  { 1656,	2,	1,	0,	0,	"NEG16r", 0, 0x1ee000053ULL, NULL, ImplicitList1, OperandInfo111 },  // Inst #1656 = NEG16r
5841  { 1657,	5,	0,	0,	0,	"NEG32m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1ee00001bULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #1657 = NEG32m
5842  { 1658,	2,	1,	0,	0,	"NEG32r", 0, 0x1ee000013ULL, NULL, ImplicitList1, OperandInfo67 },  // Inst #1658 = NEG32r
5843  { 1659,	5,	0,	0,	0,	"NEG64m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1ee00201bULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #1659 = NEG64m
5844  { 1660,	2,	1,	0,	0,	"NEG64r", 0, 0x1ee002013ULL, NULL, ImplicitList1, OperandInfo68 },  // Inst #1660 = NEG64r
5845  { 1661,	5,	0,	0,	0,	"NEG8m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1ec00001bULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #1661 = NEG8m
5846  { 1662,	2,	1,	0,	0,	"NEG8r", 0, 0x1ec000013ULL, NULL, ImplicitList1, OperandInfo112 },  // Inst #1662 = NEG8r
5847  { 1663,	0,	0,	0,	0,	"NOOP", 0, 0x120000001ULL, NULL, NULL, 0 },  // Inst #1663 = NOOP
5848  { 1664,	5,	0,	0,	0,	"NOOPL", 0, 0x3e000118ULL, NULL, NULL, OperandInfo38 },  // Inst #1664 = NOOPL
5849  { 1665,	5,	0,	0,	0,	"NOOPW", 0, 0x3e000158ULL, NULL, NULL, OperandInfo38 },  // Inst #1665 = NOOPW
5850  { 1666,	5,	0,	0,	0,	"NOT16m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1ee00005aULL, NULL, NULL, OperandInfo38 },  // Inst #1666 = NOT16m
5851  { 1667,	2,	1,	0,	0,	"NOT16r", 0, 0x1ee000052ULL, NULL, NULL, OperandInfo111 },  // Inst #1667 = NOT16r
5852  { 1668,	5,	0,	0,	0,	"NOT32m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1ee00001aULL, NULL, NULL, OperandInfo38 },  // Inst #1668 = NOT32m
5853  { 1669,	2,	1,	0,	0,	"NOT32r", 0, 0x1ee000012ULL, NULL, NULL, OperandInfo67 },  // Inst #1669 = NOT32r
5854  { 1670,	5,	0,	0,	0,	"NOT64m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1ee00201aULL, NULL, NULL, OperandInfo38 },  // Inst #1670 = NOT64m
5855  { 1671,	2,	1,	0,	0,	"NOT64r", 0, 0x1ee002012ULL, NULL, NULL, OperandInfo68 },  // Inst #1671 = NOT64r
5856  { 1672,	5,	0,	0,	0,	"NOT8m", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1ec00001aULL, NULL, NULL, OperandInfo38 },  // Inst #1672 = NOT8m
5857  { 1673,	2,	1,	0,	0,	"NOT8r", 0, 0x1ec000012ULL, NULL, NULL, OperandInfo112 },  // Inst #1673 = NOT8r
5858  { 1674,	1,	0,	0,	0,	"OR16i16", 0|(1<<MCID::UnmodeledSideEffects), 0x1a00c041ULL, ImplicitList2, ImplicitList1, OperandInfo2 },  // Inst #1674 = OR16i16
5859  { 1675,	6,	0,	0,	0,	"OR16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10200c059ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1675 = OR16mi
5860  { 1676,	6,	0,	0,	0,	"OR16mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x106004059ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1676 = OR16mi8
5861  { 1677,	6,	0,	0,	0,	"OR16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12000044ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #1677 = OR16mr
5862  { 1678,	3,	1,	0,	0,	"OR16ri", 0, 0x10200c051ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #1678 = OR16ri
5863  { 1679,	3,	1,	0,	0,	"OR16ri8", 0, 0x106004051ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #1679 = OR16ri8
5864  { 1680,	7,	1,	0,	0,	"OR16rm", 0|(1<<MCID::MayLoad), 0x16000046ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #1680 = OR16rm
5865  { 1681,	3,	1,	0,	0,	"OR16rr", 0|(1<<MCID::Commutable), 0x12000043ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #1681 = OR16rr
5866  { 1682,	3,	1,	0,	0,	"OR16rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x16000045ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #1682 = OR16rr_REV
5867  { 1683,	1,	0,	0,	0,	"OR32i32", 0|(1<<MCID::UnmodeledSideEffects), 0x1a014001ULL, ImplicitList3, ImplicitList1, OperandInfo2 },  // Inst #1683 = OR32i32
5868  { 1684,	6,	0,	0,	0,	"OR32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x102014019ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1684 = OR32mi
5869  { 1685,	6,	0,	0,	0,	"OR32mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x106004019ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1685 = OR32mi8
5870  { 1686,	6,	0,	0,	0,	"OR32mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12000004ULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #1686 = OR32mr
5871  { 1687,	6,	0,	0,	0,	"OR32mrLocked", 0|(1<<MCID::UnmodeledSideEffects), 0x12100004ULL, NULL, NULL, OperandInfo20 },  // Inst #1687 = OR32mrLocked
5872  { 1688,	3,	1,	0,	0,	"OR32ri", 0, 0x102014011ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #1688 = OR32ri
5873  { 1689,	3,	1,	0,	0,	"OR32ri8", 0, 0x106004011ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #1689 = OR32ri8
5874  { 1690,	7,	1,	0,	0,	"OR32rm", 0|(1<<MCID::MayLoad), 0x16000006ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #1690 = OR32rm
5875  { 1691,	3,	1,	0,	0,	"OR32rr", 0|(1<<MCID::Commutable), 0x12000003ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #1691 = OR32rr
5876  { 1692,	3,	1,	0,	0,	"OR32rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x16000005ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #1692 = OR32rr_REV
5877  { 1693,	1,	0,	0,	0,	"OR64i32", 0|(1<<MCID::UnmodeledSideEffects), 0x1a016001ULL, ImplicitList4, ImplicitList1, OperandInfo2 },  // Inst #1693 = OR64i32
5878  { 1694,	6,	0,	0,	0,	"OR64mi32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x102016019ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1694 = OR64mi32
5879  { 1695,	6,	0,	0,	0,	"OR64mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x106006019ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1695 = OR64mi8
5880  { 1696,	6,	0,	0,	0,	"OR64mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x12002004ULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #1696 = OR64mr
5881  { 1697,	3,	1,	0,	0,	"OR64ri32", 0, 0x102016011ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #1697 = OR64ri32
5882  { 1698,	3,	1,	0,	0,	"OR64ri8", 0, 0x106006011ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #1698 = OR64ri8
5883  { 1699,	7,	1,	0,	0,	"OR64rm", 0|(1<<MCID::MayLoad), 0x16002006ULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #1699 = OR64rm
5884  { 1700,	3,	1,	0,	0,	"OR64rr", 0|(1<<MCID::Commutable), 0x12002003ULL, NULL, ImplicitList1, OperandInfo27 },  // Inst #1700 = OR64rr
5885  { 1701,	3,	1,	0,	0,	"OR64rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x16002005ULL, NULL, ImplicitList1, OperandInfo27 },  // Inst #1701 = OR64rr_REV
5886  { 1702,	1,	0,	0,	0,	"OR8i8", 0|(1<<MCID::UnmodeledSideEffects), 0x18004001ULL, ImplicitList5, ImplicitList1, OperandInfo2 },  // Inst #1702 = OR8i8
5887  { 1703,	6,	0,	0,	0,	"OR8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x100004019ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #1703 = OR8mi
5888  { 1704,	6,	0,	0,	0,	"OR8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10000004ULL, NULL, ImplicitList1, OperandInfo28 },  // Inst #1704 = OR8mr
5889  { 1705,	3,	1,	0,	0,	"OR8ri", 0, 0x100004011ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #1705 = OR8ri
5890  { 1706,	7,	1,	0,	0,	"OR8rm", 0|(1<<MCID::MayLoad), 0x14000006ULL, NULL, ImplicitList1, OperandInfo30 },  // Inst #1706 = OR8rm
5891  { 1707,	3,	1,	0,	0,	"OR8rr", 0|(1<<MCID::Commutable), 0x10000003ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #1707 = OR8rr
5892  { 1708,	3,	1,	0,	0,	"OR8rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x14000005ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #1708 = OR8rr_REV
5893  { 1709,	7,	1,	0,	0,	"ORPDrm", 0|(1<<MCID::MayLoad), 0xad000146ULL, NULL, NULL, OperandInfo32 },  // Inst #1709 = ORPDrm
5894  { 1710,	3,	1,	0,	0,	"ORPDrr", 0|(1<<MCID::Commutable), 0xad000145ULL, NULL, NULL, OperandInfo33 },  // Inst #1710 = ORPDrr
5895  { 1711,	7,	1,	0,	0,	"ORPSrm", 0|(1<<MCID::MayLoad), 0xac800106ULL, NULL, NULL, OperandInfo32 },  // Inst #1711 = ORPSrm
5896  { 1712,	3,	1,	0,	0,	"ORPSrr", 0|(1<<MCID::Commutable), 0xac800105ULL, NULL, NULL, OperandInfo33 },  // Inst #1712 = ORPSrr
5897  { 1713,	1,	0,	0,	0,	"OUT16ir", 0|(1<<MCID::UnmodeledSideEffects), 0x1ce004041ULL, ImplicitList2, NULL, OperandInfo2 },  // Inst #1713 = OUT16ir
5898  { 1714,	0,	0,	0,	0,	"OUT16rr", 0|(1<<MCID::UnmodeledSideEffects), 0x1de000041ULL, ImplicitList42, NULL, 0 },  // Inst #1714 = OUT16rr
5899  { 1715,	1,	0,	0,	0,	"OUT32ir", 0|(1<<MCID::UnmodeledSideEffects), 0x1ce004001ULL, ImplicitList3, NULL, OperandInfo2 },  // Inst #1715 = OUT32ir
5900  { 1716,	0,	0,	0,	0,	"OUT32rr", 0|(1<<MCID::UnmodeledSideEffects), 0x1de000001ULL, ImplicitList43, NULL, 0 },  // Inst #1716 = OUT32rr
5901  { 1717,	1,	0,	0,	0,	"OUT8ir", 0|(1<<MCID::UnmodeledSideEffects), 0x1cc004001ULL, ImplicitList5, NULL, OperandInfo2 },  // Inst #1717 = OUT8ir
5902  { 1718,	0,	0,	0,	0,	"OUT8rr", 0|(1<<MCID::UnmodeledSideEffects), 0x1dc000001ULL, ImplicitList44, NULL, 0 },  // Inst #1718 = OUT8rr
5903  { 1719,	0,	0,	0,	0,	"OUTSB", 0|(1<<MCID::UnmodeledSideEffects), 0xdc000001ULL, NULL, NULL, 0 },  // Inst #1719 = OUTSB
5904  { 1720,	0,	0,	0,	0,	"OUTSD", 0|(1<<MCID::UnmodeledSideEffects), 0xde000001ULL, NULL, NULL, 0 },  // Inst #1720 = OUTSD
5905  { 1721,	0,	0,	0,	0,	"OUTSW", 0|(1<<MCID::UnmodeledSideEffects), 0xde000041ULL, NULL, NULL, 0 },  // Inst #1721 = OUTSW
5906  { 1722,	6,	1,	0,	0,	"PABSBrm128", 0|(1<<MCID::MayLoad), 0x39804d46ULL, NULL, NULL, OperandInfo47 },  // Inst #1722 = PABSBrm128
5907  { 1723,	2,	1,	0,	0,	"PABSBrr128", 0, 0x39804d45ULL, NULL, NULL, OperandInfo48 },  // Inst #1723 = PABSBrr128
5908  { 1724,	6,	1,	0,	0,	"PABSDrm128", 0|(1<<MCID::MayLoad), 0x3d804d46ULL, NULL, NULL, OperandInfo47 },  // Inst #1724 = PABSDrm128
5909  { 1725,	2,	1,	0,	0,	"PABSDrr128", 0, 0x3d804d45ULL, NULL, NULL, OperandInfo48 },  // Inst #1725 = PABSDrr128
5910  { 1726,	6,	1,	0,	0,	"PABSWrm128", 0|(1<<MCID::MayLoad), 0x3b804d46ULL, NULL, NULL, OperandInfo47 },  // Inst #1726 = PABSWrm128
5911  { 1727,	2,	1,	0,	0,	"PABSWrr128", 0, 0x3b804d45ULL, NULL, NULL, OperandInfo48 },  // Inst #1727 = PABSWrr128
5912  { 1728,	7,	1,	0,	0,	"PACKSSDWrm", 0|(1<<MCID::MayLoad), 0xd7800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1728 = PACKSSDWrm
5913  { 1729,	3,	1,	0,	0,	"PACKSSDWrr", 0, 0xd7800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1729 = PACKSSDWrr
5914  { 1730,	7,	1,	0,	0,	"PACKSSWBrm", 0|(1<<MCID::MayLoad), 0xc7800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1730 = PACKSSWBrm
5915  { 1731,	3,	1,	0,	0,	"PACKSSWBrr", 0, 0xc7800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1731 = PACKSSWBrr
5916  { 1732,	7,	1,	0,	0,	"PACKUSDWrm", 0|(1<<MCID::MayLoad), 0x57800d46ULL, NULL, NULL, OperandInfo32 },  // Inst #1732 = PACKUSDWrm
5917  { 1733,	3,	1,	0,	0,	"PACKUSDWrr", 0, 0x57800d45ULL, NULL, NULL, OperandInfo33 },  // Inst #1733 = PACKUSDWrr
5918  { 1734,	7,	1,	0,	0,	"PACKUSWBrm", 0|(1<<MCID::MayLoad), 0xcf800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1734 = PACKUSWBrm
5919  { 1735,	3,	1,	0,	0,	"PACKUSWBrr", 0, 0xcf800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1735 = PACKUSWBrr
5920  { 1736,	7,	1,	0,	0,	"PADDBrm", 0|(1<<MCID::MayLoad), 0x1f9800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1736 = PADDBrm
5921  { 1737,	3,	1,	0,	0,	"PADDBrr", 0|(1<<MCID::Commutable), 0x1f9800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1737 = PADDBrr
5922  { 1738,	7,	1,	0,	0,	"PADDDrm", 0|(1<<MCID::MayLoad), 0x1fd800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1738 = PADDDrm
5923  { 1739,	3,	1,	0,	0,	"PADDDrr", 0|(1<<MCID::Commutable), 0x1fd800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1739 = PADDDrr
5924  { 1740,	7,	1,	0,	0,	"PADDQrm", 0|(1<<MCID::MayLoad), 0x1a9800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1740 = PADDQrm
5925  { 1741,	3,	1,	0,	0,	"PADDQrr", 0|(1<<MCID::Commutable), 0x1a9800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1741 = PADDQrr
5926  { 1742,	7,	1,	0,	0,	"PADDSBrm", 0|(1<<MCID::MayLoad), 0x1d9800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1742 = PADDSBrm
5927  { 1743,	3,	1,	0,	0,	"PADDSBrr", 0|(1<<MCID::Commutable), 0x1d9800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1743 = PADDSBrr
5928  { 1744,	7,	1,	0,	0,	"PADDSWrm", 0|(1<<MCID::MayLoad), 0x1db800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1744 = PADDSWrm
5929  { 1745,	3,	1,	0,	0,	"PADDSWrr", 0|(1<<MCID::Commutable), 0x1db800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1745 = PADDSWrr
5930  { 1746,	7,	1,	0,	0,	"PADDUSBrm", 0|(1<<MCID::MayLoad), 0x1b9800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1746 = PADDUSBrm
5931  { 1747,	3,	1,	0,	0,	"PADDUSBrr", 0|(1<<MCID::Commutable), 0x1b9800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1747 = PADDUSBrr
5932  { 1748,	7,	1,	0,	0,	"PADDUSWrm", 0|(1<<MCID::MayLoad), 0x1bb800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1748 = PADDUSWrm
5933  { 1749,	3,	1,	0,	0,	"PADDUSWrr", 0|(1<<MCID::Commutable), 0x1bb800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1749 = PADDUSWrr
5934  { 1750,	7,	1,	0,	0,	"PADDWrm", 0|(1<<MCID::MayLoad), 0x1fb800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1750 = PADDWrm
5935  { 1751,	3,	1,	0,	0,	"PADDWrr", 0|(1<<MCID::Commutable), 0x1fb800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1751 = PADDWrr
5936  { 1752,	8,	1,	0,	0,	"PALIGNR128rm", 0|(1<<MCID::UnmodeledSideEffects), 0x1f804e46ULL, NULL, NULL, OperandInfo63 },  // Inst #1752 = PALIGNR128rm
5937  { 1753,	4,	1,	0,	0,	"PALIGNR128rr", 0|(1<<MCID::UnmodeledSideEffects), 0x1f804e45ULL, NULL, NULL, OperandInfo64 },  // Inst #1753 = PALIGNR128rr
5938  { 1754,	7,	1,	0,	0,	"PANDNrm", 0|(1<<MCID::UnmodeledSideEffects), 0x1bf800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1754 = PANDNrm
5939  { 1755,	3,	1,	0,	0,	"PANDNrr", 0|(1<<MCID::UnmodeledSideEffects), 0x1bf800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1755 = PANDNrr
5940  { 1756,	7,	1,	0,	0,	"PANDrm", 0|(1<<MCID::MayLoad), 0x1b7800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1756 = PANDrm
5941  { 1757,	3,	1,	0,	0,	"PANDrr", 0|(1<<MCID::Commutable), 0x1b7800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1757 = PANDrr
5942  { 1758,	0,	0,	0,	0,	"PAUSE", 0|(1<<MCID::UnmodeledSideEffects), 0x120000201ULL, NULL, NULL, 0 },  // Inst #1758 = PAUSE
5943  { 1759,	7,	1,	0,	0,	"PAVGBrm", 0|(1<<MCID::MayLoad), 0x1c1800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1759 = PAVGBrm
5944  { 1760,	3,	1,	0,	0,	"PAVGBrr", 0|(1<<MCID::Commutable), 0x1c1800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1760 = PAVGBrr
5945  { 1761,	7,	1,	0,	0,	"PAVGUSBrm", 0|(1<<MCID::MayLoad), 0x817e000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1761 = PAVGUSBrm
5946  { 1762,	3,	1,	0,	0,	"PAVGUSBrr", 0, 0x817e000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1762 = PAVGUSBrr
5947  { 1763,	7,	1,	0,	0,	"PAVGWrm", 0|(1<<MCID::MayLoad), 0x1c7800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1763 = PAVGWrm
5948  { 1764,	3,	1,	0,	0,	"PAVGWrr", 0|(1<<MCID::Commutable), 0x1c7800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1764 = PAVGWrr
5949  { 1765,	7,	1,	0,	0,	"PBLENDVBrm0", 0|(1<<MCID::MayLoad), 0x21800d46ULL, ImplicitList12, NULL, OperandInfo32 },  // Inst #1765 = PBLENDVBrm0
5950  { 1766,	3,	1,	0,	0,	"PBLENDVBrr0", 0, 0x21800d45ULL, ImplicitList12, NULL, OperandInfo33 },  // Inst #1766 = PBLENDVBrr0
5951  { 1767,	8,	1,	0,	0,	"PBLENDWrmi", 0|(1<<MCID::MayLoad), 0x1d804e46ULL, NULL, NULL, OperandInfo63 },  // Inst #1767 = PBLENDWrmi
5952  { 1768,	4,	1,	0,	0,	"PBLENDWrri", 0, 0x1d804e45ULL, NULL, NULL, OperandInfo64 },  // Inst #1768 = PBLENDWrri
5953  { 1769,	8,	1,	0,	0,	"PCLMULQDQrm", 0|(1<<MCID::UnmodeledSideEffects), 0x89804e46ULL, NULL, NULL, OperandInfo63 },  // Inst #1769 = PCLMULQDQrm
5954  { 1770,	4,	1,	0,	0,	"PCLMULQDQrr", 0|(1<<MCID::UnmodeledSideEffects), 0x89804e45ULL, NULL, NULL, OperandInfo64 },  // Inst #1770 = PCLMULQDQrr
5955  { 1771,	7,	1,	0,	0,	"PCMPEQBrm", 0|(1<<MCID::MayLoad), 0xe9800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1771 = PCMPEQBrm
5956  { 1772,	3,	1,	0,	0,	"PCMPEQBrr", 0|(1<<MCID::Commutable), 0xe9800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1772 = PCMPEQBrr
5957  { 1773,	7,	1,	0,	0,	"PCMPEQDrm", 0|(1<<MCID::MayLoad), 0xed800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1773 = PCMPEQDrm
5958  { 1774,	3,	1,	0,	0,	"PCMPEQDrr", 0|(1<<MCID::Commutable), 0xed800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1774 = PCMPEQDrr
5959  { 1775,	7,	1,	0,	0,	"PCMPEQQrm", 0|(1<<MCID::MayLoad), 0x53800d46ULL, NULL, NULL, OperandInfo32 },  // Inst #1775 = PCMPEQQrm
5960  { 1776,	3,	1,	0,	0,	"PCMPEQQrr", 0|(1<<MCID::Commutable), 0x53800d45ULL, NULL, NULL, OperandInfo33 },  // Inst #1776 = PCMPEQQrr
5961  { 1777,	7,	1,	0,	0,	"PCMPEQWrm", 0|(1<<MCID::MayLoad), 0xeb800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1777 = PCMPEQWrm
5962  { 1778,	3,	1,	0,	0,	"PCMPEQWrr", 0|(1<<MCID::Commutable), 0xeb800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1778 = PCMPEQWrr
5963  { 1779,	7,	0,	0,	0,	"PCMPESTRIArm", 0|(1<<MCID::MayLoad), 0xc3804e46ULL, ImplicitList15, ImplicitList45, OperandInfo49 },  // Inst #1779 = PCMPESTRIArm
5964  { 1780,	3,	0,	0,	0,	"PCMPESTRIArr", 0, 0xc3804e45ULL, ImplicitList15, ImplicitList45, OperandInfo50 },  // Inst #1780 = PCMPESTRIArr
5965  { 1781,	7,	0,	0,	0,	"PCMPESTRICrm", 0|(1<<MCID::MayLoad), 0xc3804e46ULL, ImplicitList15, ImplicitList45, OperandInfo49 },  // Inst #1781 = PCMPESTRICrm
5966  { 1782,	3,	0,	0,	0,	"PCMPESTRICrr", 0, 0xc3804e45ULL, ImplicitList15, ImplicitList45, OperandInfo50 },  // Inst #1782 = PCMPESTRICrr
5967  { 1783,	7,	0,	0,	0,	"PCMPESTRIOrm", 0|(1<<MCID::MayLoad), 0xc3804e46ULL, ImplicitList15, ImplicitList45, OperandInfo49 },  // Inst #1783 = PCMPESTRIOrm
5968  { 1784,	3,	0,	0,	0,	"PCMPESTRIOrr", 0, 0xc3804e45ULL, ImplicitList15, ImplicitList45, OperandInfo50 },  // Inst #1784 = PCMPESTRIOrr
5969  { 1785,	7,	0,	0,	0,	"PCMPESTRISrm", 0|(1<<MCID::MayLoad), 0xc3804e46ULL, ImplicitList15, ImplicitList45, OperandInfo49 },  // Inst #1785 = PCMPESTRISrm
5970  { 1786,	3,	0,	0,	0,	"PCMPESTRISrr", 0, 0xc3804e45ULL, ImplicitList15, ImplicitList45, OperandInfo50 },  // Inst #1786 = PCMPESTRISrr
5971  { 1787,	7,	0,	0,	0,	"PCMPESTRIZrm", 0|(1<<MCID::MayLoad), 0xc3804e46ULL, ImplicitList15, ImplicitList45, OperandInfo49 },  // Inst #1787 = PCMPESTRIZrm
5972  { 1788,	3,	0,	0,	0,	"PCMPESTRIZrr", 0, 0xc3804e45ULL, ImplicitList15, ImplicitList45, OperandInfo50 },  // Inst #1788 = PCMPESTRIZrr
5973  { 1789,	7,	0,	0,	0,	"PCMPESTRIrm", 0|(1<<MCID::MayLoad), 0xc3804e46ULL, ImplicitList15, ImplicitList45, OperandInfo49 },  // Inst #1789 = PCMPESTRIrm
5974  { 1790,	3,	0,	0,	0,	"PCMPESTRIrr", 0, 0xc3804e45ULL, ImplicitList15, ImplicitList45, OperandInfo50 },  // Inst #1790 = PCMPESTRIrr
5975  { 1791,	8,	1,	0,	0,	"PCMPESTRM128MEM", 0|(1<<MCID::MayLoad)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList15, ImplicitList1, OperandInfo136 },  // Inst #1791 = PCMPESTRM128MEM
5976  { 1792,	4,	1,	0,	0,	"PCMPESTRM128REG", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList15, ImplicitList1, OperandInfo86 },  // Inst #1792 = PCMPESTRM128REG
5977  { 1793,	7,	0,	0,	0,	"PCMPESTRM128rm", 0|(1<<MCID::UnmodeledSideEffects), 0xc1804e46ULL, ImplicitList15, ImplicitList46, OperandInfo49 },  // Inst #1793 = PCMPESTRM128rm
5978  { 1794,	3,	0,	0,	0,	"PCMPESTRM128rr", 0|(1<<MCID::UnmodeledSideEffects), 0xc1804e45ULL, ImplicitList15, ImplicitList46, OperandInfo50 },  // Inst #1794 = PCMPESTRM128rr
5979  { 1795,	7,	1,	0,	0,	"PCMPGTBrm", 0|(1<<MCID::MayLoad), 0xc9800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1795 = PCMPGTBrm
5980  { 1796,	3,	1,	0,	0,	"PCMPGTBrr", 0, 0xc9800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1796 = PCMPGTBrr
5981  { 1797,	7,	1,	0,	0,	"PCMPGTDrm", 0|(1<<MCID::MayLoad), 0xcd800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1797 = PCMPGTDrm
5982  { 1798,	3,	1,	0,	0,	"PCMPGTDrr", 0, 0xcd800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1798 = PCMPGTDrr
5983  { 1799,	7,	1,	0,	0,	"PCMPGTQrm", 0|(1<<MCID::MayLoad), 0x6f800d46ULL, NULL, NULL, OperandInfo32 },  // Inst #1799 = PCMPGTQrm
5984  { 1800,	3,	1,	0,	0,	"PCMPGTQrr", 0, 0x6f800d45ULL, NULL, NULL, OperandInfo33 },  // Inst #1800 = PCMPGTQrr
5985  { 1801,	7,	1,	0,	0,	"PCMPGTWrm", 0|(1<<MCID::MayLoad), 0xcb800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1801 = PCMPGTWrm
5986  { 1802,	3,	1,	0,	0,	"PCMPGTWrr", 0, 0xcb800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1802 = PCMPGTWrr
5987  { 1803,	7,	0,	0,	0,	"PCMPISTRIArm", 0|(1<<MCID::MayLoad), 0xc7804e46ULL, NULL, ImplicitList45, OperandInfo49 },  // Inst #1803 = PCMPISTRIArm
5988  { 1804,	3,	0,	0,	0,	"PCMPISTRIArr", 0, 0xc7804e45ULL, NULL, ImplicitList45, OperandInfo50 },  // Inst #1804 = PCMPISTRIArr
5989  { 1805,	7,	0,	0,	0,	"PCMPISTRICrm", 0|(1<<MCID::MayLoad), 0xc7804e46ULL, NULL, ImplicitList45, OperandInfo49 },  // Inst #1805 = PCMPISTRICrm
5990  { 1806,	3,	0,	0,	0,	"PCMPISTRICrr", 0, 0xc7804e45ULL, NULL, ImplicitList45, OperandInfo50 },  // Inst #1806 = PCMPISTRICrr
5991  { 1807,	7,	0,	0,	0,	"PCMPISTRIOrm", 0|(1<<MCID::MayLoad), 0xc7804e46ULL, NULL, ImplicitList45, OperandInfo49 },  // Inst #1807 = PCMPISTRIOrm
5992  { 1808,	3,	0,	0,	0,	"PCMPISTRIOrr", 0, 0xc7804e45ULL, NULL, ImplicitList45, OperandInfo50 },  // Inst #1808 = PCMPISTRIOrr
5993  { 1809,	7,	0,	0,	0,	"PCMPISTRISrm", 0|(1<<MCID::MayLoad), 0xc7804e46ULL, NULL, ImplicitList45, OperandInfo49 },  // Inst #1809 = PCMPISTRISrm
5994  { 1810,	3,	0,	0,	0,	"PCMPISTRISrr", 0, 0xc7804e45ULL, NULL, ImplicitList45, OperandInfo50 },  // Inst #1810 = PCMPISTRISrr
5995  { 1811,	7,	0,	0,	0,	"PCMPISTRIZrm", 0|(1<<MCID::MayLoad), 0xc7804e46ULL, NULL, ImplicitList45, OperandInfo49 },  // Inst #1811 = PCMPISTRIZrm
5996  { 1812,	3,	0,	0,	0,	"PCMPISTRIZrr", 0, 0xc7804e45ULL, NULL, ImplicitList45, OperandInfo50 },  // Inst #1812 = PCMPISTRIZrr
5997  { 1813,	7,	0,	0,	0,	"PCMPISTRIrm", 0|(1<<MCID::MayLoad), 0xc7804e46ULL, NULL, ImplicitList45, OperandInfo49 },  // Inst #1813 = PCMPISTRIrm
5998  { 1814,	3,	0,	0,	0,	"PCMPISTRIrr", 0, 0xc7804e45ULL, NULL, ImplicitList45, OperandInfo50 },  // Inst #1814 = PCMPISTRIrr
5999  { 1815,	8,	1,	0,	0,	"PCMPISTRM128MEM", 0|(1<<MCID::MayLoad)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo136 },  // Inst #1815 = PCMPISTRM128MEM
6000  { 1816,	4,	1,	0,	0,	"PCMPISTRM128REG", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo86 },  // Inst #1816 = PCMPISTRM128REG
6001  { 1817,	7,	0,	0,	0,	"PCMPISTRM128rm", 0|(1<<MCID::UnmodeledSideEffects), 0xc5804e46ULL, NULL, ImplicitList46, OperandInfo49 },  // Inst #1817 = PCMPISTRM128rm
6002  { 1818,	3,	0,	0,	0,	"PCMPISTRM128rr", 0|(1<<MCID::UnmodeledSideEffects), 0xc5804e45ULL, NULL, ImplicitList46, OperandInfo50 },  // Inst #1818 = PCMPISTRM128rr
6003  { 1819,	7,	0,	0,	0,	"PEXTRBmr", 0|(1<<MCID::UnmodeledSideEffects), 0x29804e44ULL, NULL, NULL, OperandInfo115 },  // Inst #1819 = PEXTRBmr
6004  { 1820,	3,	1,	0,	0,	"PEXTRBrr", 0, 0x29804e43ULL, NULL, NULL, OperandInfo116 },  // Inst #1820 = PEXTRBrr
6005  { 1821,	7,	0,	0,	0,	"PEXTRDmr", 0|(1<<MCID::MayStore), 0x2d804e44ULL, NULL, NULL, OperandInfo115 },  // Inst #1821 = PEXTRDmr
6006  { 1822,	3,	1,	0,	0,	"PEXTRDrr", 0, 0x2d804e43ULL, NULL, NULL, OperandInfo116 },  // Inst #1822 = PEXTRDrr
6007  { 1823,	7,	0,	0,	0,	"PEXTRQmr", 0|(1<<MCID::MayStore), 0x2d806e44ULL, NULL, NULL, OperandInfo115 },  // Inst #1823 = PEXTRQmr
6008  { 1824,	3,	1,	0,	0,	"PEXTRQrr", 0, 0x2d806e43ULL, NULL, NULL, OperandInfo200 },  // Inst #1824 = PEXTRQrr
6009  { 1825,	7,	0,	0,	0,	"PEXTRWmr", 0|(1<<MCID::UnmodeledSideEffects), 0x2b804e44ULL, NULL, NULL, OperandInfo115 },  // Inst #1825 = PEXTRWmr
6010  { 1826,	3,	1,	0,	0,	"PEXTRWri", 0, 0x18b804145ULL, NULL, NULL, OperandInfo116 },  // Inst #1826 = PEXTRWri
6011  { 1827,	6,	1,	0,	0,	"PF2IDrm", 0|(1<<MCID::MayLoad), 0x803a000106ULL, NULL, NULL, OperandInfo145 },  // Inst #1827 = PF2IDrm
6012  { 1828,	2,	1,	0,	0,	"PF2IDrr", 0, 0x803a000105ULL, NULL, NULL, OperandInfo149 },  // Inst #1828 = PF2IDrr
6013  { 1829,	6,	1,	0,	0,	"PF2IWrm", 0|(1<<MCID::MayLoad), 0x8038000106ULL, NULL, NULL, OperandInfo145 },  // Inst #1829 = PF2IWrm
6014  { 1830,	2,	1,	0,	0,	"PF2IWrr", 0, 0x8038000105ULL, NULL, NULL, OperandInfo149 },  // Inst #1830 = PF2IWrr
6015  { 1831,	7,	1,	0,	0,	"PFACCrm", 0|(1<<MCID::MayLoad), 0x815c000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1831 = PFACCrm
6016  { 1832,	3,	1,	0,	0,	"PFACCrr", 0, 0x815c000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1832 = PFACCrr
6017  { 1833,	7,	1,	0,	0,	"PFADDrm", 0|(1<<MCID::MayLoad), 0x813c000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1833 = PFADDrm
6018  { 1834,	3,	1,	0,	0,	"PFADDrr", 0, 0x813c000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1834 = PFADDrr
6019  { 1835,	7,	1,	0,	0,	"PFCMPEQrm", 0|(1<<MCID::MayLoad), 0x8160000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1835 = PFCMPEQrm
6020  { 1836,	3,	1,	0,	0,	"PFCMPEQrr", 0, 0x8160000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1836 = PFCMPEQrr
6021  { 1837,	7,	1,	0,	0,	"PFCMPGErm", 0|(1<<MCID::MayLoad), 0x8120000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1837 = PFCMPGErm
6022  { 1838,	3,	1,	0,	0,	"PFCMPGErr", 0, 0x8120000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1838 = PFCMPGErr
6023  { 1839,	7,	1,	0,	0,	"PFCMPGTrm", 0|(1<<MCID::MayLoad), 0x8140000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1839 = PFCMPGTrm
6024  { 1840,	3,	1,	0,	0,	"PFCMPGTrr", 0, 0x8140000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1840 = PFCMPGTrr
6025  { 1841,	7,	1,	0,	0,	"PFMAXrm", 0|(1<<MCID::MayLoad), 0x8148000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1841 = PFMAXrm
6026  { 1842,	3,	1,	0,	0,	"PFMAXrr", 0, 0x8148000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1842 = PFMAXrr
6027  { 1843,	7,	1,	0,	0,	"PFMINrm", 0|(1<<MCID::MayLoad), 0x8128000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1843 = PFMINrm
6028  { 1844,	3,	1,	0,	0,	"PFMINrr", 0, 0x8128000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1844 = PFMINrr
6029  { 1845,	7,	1,	0,	0,	"PFMULrm", 0|(1<<MCID::MayLoad), 0x8168000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1845 = PFMULrm
6030  { 1846,	3,	1,	0,	0,	"PFMULrr", 0, 0x8168000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1846 = PFMULrr
6031  { 1847,	7,	1,	0,	0,	"PFNACCrm", 0|(1<<MCID::MayLoad), 0x8114000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1847 = PFNACCrm
6032  { 1848,	3,	1,	0,	0,	"PFNACCrr", 0, 0x8114000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1848 = PFNACCrr
6033  { 1849,	7,	1,	0,	0,	"PFPNACCrm", 0|(1<<MCID::MayLoad), 0x811c000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1849 = PFPNACCrm
6034  { 1850,	3,	1,	0,	0,	"PFPNACCrr", 0, 0x811c000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1850 = PFPNACCrr
6035  { 1851,	7,	1,	0,	0,	"PFRCPIT1rm", 0|(1<<MCID::MayLoad), 0x814c000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1851 = PFRCPIT1rm
6036  { 1852,	3,	1,	0,	0,	"PFRCPIT1rr", 0, 0x814c000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1852 = PFRCPIT1rr
6037  { 1853,	7,	1,	0,	0,	"PFRCPIT2rm", 0|(1<<MCID::MayLoad), 0x816c000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1853 = PFRCPIT2rm
6038  { 1854,	3,	1,	0,	0,	"PFRCPIT2rr", 0, 0x816c000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1854 = PFRCPIT2rr
6039  { 1855,	6,	1,	0,	0,	"PFRCPrm", 0|(1<<MCID::MayLoad), 0x812c000106ULL, NULL, NULL, OperandInfo145 },  // Inst #1855 = PFRCPrm
6040  { 1856,	2,	1,	0,	0,	"PFRCPrr", 0, 0x812c000105ULL, NULL, NULL, OperandInfo149 },  // Inst #1856 = PFRCPrr
6041  { 1857,	7,	1,	0,	0,	"PFRSQIT1rm", 0|(1<<MCID::MayLoad), 0x814e000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1857 = PFRSQIT1rm
6042  { 1858,	3,	1,	0,	0,	"PFRSQIT1rr", 0, 0x814e000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1858 = PFRSQIT1rr
6043  { 1859,	6,	1,	0,	0,	"PFRSQRTrm", 0|(1<<MCID::MayLoad), 0x812e000106ULL, NULL, NULL, OperandInfo145 },  // Inst #1859 = PFRSQRTrm
6044  { 1860,	2,	1,	0,	0,	"PFRSQRTrr", 0, 0x812e000105ULL, NULL, NULL, OperandInfo149 },  // Inst #1860 = PFRSQRTrr
6045  { 1861,	7,	1,	0,	0,	"PFSUBRrm", 0|(1<<MCID::MayLoad), 0x8154000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1861 = PFSUBRrm
6046  { 1862,	3,	1,	0,	0,	"PFSUBRrr", 0, 0x8154000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1862 = PFSUBRrr
6047  { 1863,	7,	1,	0,	0,	"PFSUBrm", 0|(1<<MCID::MayLoad), 0x8134000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1863 = PFSUBrm
6048  { 1864,	3,	1,	0,	0,	"PFSUBrr", 0, 0x8134000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1864 = PFSUBrr
6049  { 1865,	7,	1,	0,	0,	"PHADDDrm128", 0|(1<<MCID::MayLoad), 0x5800d46ULL, NULL, NULL, OperandInfo32 },  // Inst #1865 = PHADDDrm128
6050  { 1866,	3,	1,	0,	0,	"PHADDDrr128", 0, 0x5800d45ULL, NULL, NULL, OperandInfo33 },  // Inst #1866 = PHADDDrr128
6051  { 1867,	7,	1,	0,	0,	"PHADDSWrm128", 0|(1<<MCID::MayLoad), 0x7800d46ULL, NULL, NULL, OperandInfo32 },  // Inst #1867 = PHADDSWrm128
6052  { 1868,	3,	1,	0,	0,	"PHADDSWrr128", 0, 0x7800d45ULL, NULL, NULL, OperandInfo33 },  // Inst #1868 = PHADDSWrr128
6053  { 1869,	7,	1,	0,	0,	"PHADDWrm128", 0|(1<<MCID::MayLoad), 0x3800d46ULL, NULL, NULL, OperandInfo32 },  // Inst #1869 = PHADDWrm128
6054  { 1870,	3,	1,	0,	0,	"PHADDWrr128", 0, 0x3800d45ULL, NULL, NULL, OperandInfo33 },  // Inst #1870 = PHADDWrr128
6055  { 1871,	6,	1,	0,	0,	"PHMINPOSUWrm128", 0|(1<<MCID::MayLoad), 0x83800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #1871 = PHMINPOSUWrm128
6056  { 1872,	2,	1,	0,	0,	"PHMINPOSUWrr128", 0, 0x83800d45ULL, NULL, NULL, OperandInfo48 },  // Inst #1872 = PHMINPOSUWrr128
6057  { 1873,	7,	1,	0,	0,	"PHSUBDrm128", 0|(1<<MCID::MayLoad), 0xd800d46ULL, NULL, NULL, OperandInfo32 },  // Inst #1873 = PHSUBDrm128
6058  { 1874,	3,	1,	0,	0,	"PHSUBDrr128", 0, 0xd800d45ULL, NULL, NULL, OperandInfo33 },  // Inst #1874 = PHSUBDrr128
6059  { 1875,	7,	1,	0,	0,	"PHSUBSWrm128", 0|(1<<MCID::MayLoad), 0xf800d46ULL, NULL, NULL, OperandInfo32 },  // Inst #1875 = PHSUBSWrm128
6060  { 1876,	3,	1,	0,	0,	"PHSUBSWrr128", 0, 0xf800d45ULL, NULL, NULL, OperandInfo33 },  // Inst #1876 = PHSUBSWrr128
6061  { 1877,	7,	1,	0,	0,	"PHSUBWrm128", 0|(1<<MCID::MayLoad), 0xb800d46ULL, NULL, NULL, OperandInfo32 },  // Inst #1877 = PHSUBWrm128
6062  { 1878,	3,	1,	0,	0,	"PHSUBWrr128", 0, 0xb800d45ULL, NULL, NULL, OperandInfo33 },  // Inst #1878 = PHSUBWrr128
6063  { 1879,	6,	1,	0,	0,	"PI2FDrm", 0|(1<<MCID::MayLoad), 0x801a000106ULL, NULL, NULL, OperandInfo145 },  // Inst #1879 = PI2FDrm
6064  { 1880,	2,	1,	0,	0,	"PI2FDrr", 0, 0x801a000105ULL, NULL, NULL, OperandInfo149 },  // Inst #1880 = PI2FDrr
6065  { 1881,	6,	1,	0,	0,	"PI2FWrm", 0|(1<<MCID::MayLoad), 0x8018000106ULL, NULL, NULL, OperandInfo145 },  // Inst #1881 = PI2FWrm
6066  { 1882,	2,	1,	0,	0,	"PI2FWrr", 0, 0x8018000105ULL, NULL, NULL, OperandInfo149 },  // Inst #1882 = PI2FWrr
6067  { 1883,	8,	1,	0,	0,	"PINSRBrm", 0|(1<<MCID::MayLoad), 0x41804e46ULL, NULL, NULL, OperandInfo63 },  // Inst #1883 = PINSRBrm
6068  { 1884,	4,	1,	0,	0,	"PINSRBrr", 0, 0x41804e45ULL, NULL, NULL, OperandInfo201 },  // Inst #1884 = PINSRBrr
6069  { 1885,	8,	1,	0,	0,	"PINSRDrm", 0|(1<<MCID::MayLoad), 0x45804e46ULL, NULL, NULL, OperandInfo63 },  // Inst #1885 = PINSRDrm
6070  { 1886,	4,	1,	0,	0,	"PINSRDrr", 0, 0x45804e45ULL, NULL, NULL, OperandInfo201 },  // Inst #1886 = PINSRDrr
6071  { 1887,	8,	1,	0,	0,	"PINSRQrm", 0|(1<<MCID::MayLoad), 0x45806e46ULL, NULL, NULL, OperandInfo63 },  // Inst #1887 = PINSRQrm
6072  { 1888,	4,	1,	0,	0,	"PINSRQrr", 0, 0x45806e45ULL, NULL, NULL, OperandInfo202 },  // Inst #1888 = PINSRQrr
6073  { 1889,	8,	1,	0,	0,	"PINSRWrmi", 0|(1<<MCID::MayLoad), 0x189804146ULL, NULL, NULL, OperandInfo63 },  // Inst #1889 = PINSRWrmi
6074  { 1890,	4,	1,	0,	0,	"PINSRWrri", 0, 0x189804145ULL, NULL, NULL, OperandInfo201 },  // Inst #1890 = PINSRWrri
6075  { 1891,	7,	1,	0,	0,	"PMADDUBSWrm128", 0|(1<<MCID::MayLoad), 0x9800d46ULL, NULL, NULL, OperandInfo32 },  // Inst #1891 = PMADDUBSWrm128
6076  { 1892,	3,	1,	0,	0,	"PMADDUBSWrr128", 0, 0x9800d45ULL, NULL, NULL, OperandInfo33 },  // Inst #1892 = PMADDUBSWrr128
6077  { 1893,	7,	1,	0,	0,	"PMADDWDrm", 0|(1<<MCID::MayLoad), 0x1eb800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1893 = PMADDWDrm
6078  { 1894,	3,	1,	0,	0,	"PMADDWDrr", 0|(1<<MCID::Commutable), 0x1eb800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1894 = PMADDWDrr
6079  { 1895,	7,	1,	0,	0,	"PMAXSBrm", 0|(1<<MCID::MayLoad), 0x79800d46ULL, NULL, NULL, OperandInfo32 },  // Inst #1895 = PMAXSBrm
6080  { 1896,	3,	1,	0,	0,	"PMAXSBrr", 0|(1<<MCID::Commutable), 0x79800d45ULL, NULL, NULL, OperandInfo33 },  // Inst #1896 = PMAXSBrr
6081  { 1897,	7,	1,	0,	0,	"PMAXSDrm", 0|(1<<MCID::MayLoad), 0x7b800d46ULL, NULL, NULL, OperandInfo32 },  // Inst #1897 = PMAXSDrm
6082  { 1898,	3,	1,	0,	0,	"PMAXSDrr", 0|(1<<MCID::Commutable), 0x7b800d45ULL, NULL, NULL, OperandInfo33 },  // Inst #1898 = PMAXSDrr
6083  { 1899,	7,	1,	0,	0,	"PMAXSWrm", 0|(1<<MCID::MayLoad), 0x1dd800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1899 = PMAXSWrm
6084  { 1900,	3,	1,	0,	0,	"PMAXSWrr", 0|(1<<MCID::Commutable), 0x1dd800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1900 = PMAXSWrr
6085  { 1901,	7,	1,	0,	0,	"PMAXUBrm", 0|(1<<MCID::MayLoad), 0x1bd800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1901 = PMAXUBrm
6086  { 1902,	3,	1,	0,	0,	"PMAXUBrr", 0|(1<<MCID::Commutable), 0x1bd800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1902 = PMAXUBrr
6087  { 1903,	7,	1,	0,	0,	"PMAXUDrm", 0|(1<<MCID::MayLoad), 0x7f800d46ULL, NULL, NULL, OperandInfo32 },  // Inst #1903 = PMAXUDrm
6088  { 1904,	3,	1,	0,	0,	"PMAXUDrr", 0|(1<<MCID::Commutable), 0x7f800d45ULL, NULL, NULL, OperandInfo33 },  // Inst #1904 = PMAXUDrr
6089  { 1905,	7,	1,	0,	0,	"PMAXUWrm", 0|(1<<MCID::MayLoad), 0x7d800d46ULL, NULL, NULL, OperandInfo32 },  // Inst #1905 = PMAXUWrm
6090  { 1906,	3,	1,	0,	0,	"PMAXUWrr", 0|(1<<MCID::Commutable), 0x7d800d45ULL, NULL, NULL, OperandInfo33 },  // Inst #1906 = PMAXUWrr
6091  { 1907,	7,	1,	0,	0,	"PMINSBrm", 0|(1<<MCID::MayLoad), 0x71800d46ULL, NULL, NULL, OperandInfo32 },  // Inst #1907 = PMINSBrm
6092  { 1908,	3,	1,	0,	0,	"PMINSBrr", 0|(1<<MCID::Commutable), 0x71800d45ULL, NULL, NULL, OperandInfo33 },  // Inst #1908 = PMINSBrr
6093  { 1909,	7,	1,	0,	0,	"PMINSDrm", 0|(1<<MCID::MayLoad), 0x73800d46ULL, NULL, NULL, OperandInfo32 },  // Inst #1909 = PMINSDrm
6094  { 1910,	3,	1,	0,	0,	"PMINSDrr", 0|(1<<MCID::Commutable), 0x73800d45ULL, NULL, NULL, OperandInfo33 },  // Inst #1910 = PMINSDrr
6095  { 1911,	7,	1,	0,	0,	"PMINSWrm", 0|(1<<MCID::MayLoad), 0x1d5800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1911 = PMINSWrm
6096  { 1912,	3,	1,	0,	0,	"PMINSWrr", 0|(1<<MCID::Commutable), 0x1d5800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1912 = PMINSWrr
6097  { 1913,	7,	1,	0,	0,	"PMINUBrm", 0|(1<<MCID::MayLoad), 0x1b5800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1913 = PMINUBrm
6098  { 1914,	3,	1,	0,	0,	"PMINUBrr", 0|(1<<MCID::Commutable), 0x1b5800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1914 = PMINUBrr
6099  { 1915,	7,	1,	0,	0,	"PMINUDrm", 0|(1<<MCID::MayLoad), 0x77800d46ULL, NULL, NULL, OperandInfo32 },  // Inst #1915 = PMINUDrm
6100  { 1916,	3,	1,	0,	0,	"PMINUDrr", 0|(1<<MCID::Commutable), 0x77800d45ULL, NULL, NULL, OperandInfo33 },  // Inst #1916 = PMINUDrr
6101  { 1917,	7,	1,	0,	0,	"PMINUWrm", 0|(1<<MCID::MayLoad), 0x75800d46ULL, NULL, NULL, OperandInfo32 },  // Inst #1917 = PMINUWrm
6102  { 1918,	3,	1,	0,	0,	"PMINUWrr", 0|(1<<MCID::Commutable), 0x75800d45ULL, NULL, NULL, OperandInfo33 },  // Inst #1918 = PMINUWrr
6103  { 1919,	2,	1,	0,	0,	"PMOVMSKBrr", 0, 0x1af800145ULL, NULL, NULL, OperandInfo98 },  // Inst #1919 = PMOVMSKBrr
6104  { 1920,	6,	1,	0,	0,	"PMOVSXBDrm", 0|(1<<MCID::MayLoad), 0x43800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #1920 = PMOVSXBDrm
6105  { 1921,	2,	1,	0,	0,	"PMOVSXBDrr", 0, 0x43800d45ULL, NULL, NULL, OperandInfo48 },  // Inst #1921 = PMOVSXBDrr
6106  { 1922,	6,	1,	0,	0,	"PMOVSXBQrm", 0|(1<<MCID::MayLoad), 0x45800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #1922 = PMOVSXBQrm
6107  { 1923,	2,	1,	0,	0,	"PMOVSXBQrr", 0, 0x45800d45ULL, NULL, NULL, OperandInfo48 },  // Inst #1923 = PMOVSXBQrr
6108  { 1924,	6,	1,	0,	0,	"PMOVSXBWrm", 0|(1<<MCID::MayLoad), 0x41800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #1924 = PMOVSXBWrm
6109  { 1925,	2,	1,	0,	0,	"PMOVSXBWrr", 0, 0x41800d45ULL, NULL, NULL, OperandInfo48 },  // Inst #1925 = PMOVSXBWrr
6110  { 1926,	6,	1,	0,	0,	"PMOVSXDQrm", 0|(1<<MCID::MayLoad), 0x4b800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #1926 = PMOVSXDQrm
6111  { 1927,	2,	1,	0,	0,	"PMOVSXDQrr", 0, 0x4b800d45ULL, NULL, NULL, OperandInfo48 },  // Inst #1927 = PMOVSXDQrr
6112  { 1928,	6,	1,	0,	0,	"PMOVSXWDrm", 0|(1<<MCID::MayLoad), 0x47800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #1928 = PMOVSXWDrm
6113  { 1929,	2,	1,	0,	0,	"PMOVSXWDrr", 0, 0x47800d45ULL, NULL, NULL, OperandInfo48 },  // Inst #1929 = PMOVSXWDrr
6114  { 1930,	6,	1,	0,	0,	"PMOVSXWQrm", 0|(1<<MCID::MayLoad), 0x49800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #1930 = PMOVSXWQrm
6115  { 1931,	2,	1,	0,	0,	"PMOVSXWQrr", 0, 0x49800d45ULL, NULL, NULL, OperandInfo48 },  // Inst #1931 = PMOVSXWQrr
6116  { 1932,	6,	1,	0,	0,	"PMOVZXBDrm", 0|(1<<MCID::MayLoad), 0x63800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #1932 = PMOVZXBDrm
6117  { 1933,	2,	1,	0,	0,	"PMOVZXBDrr", 0, 0x63800d45ULL, NULL, NULL, OperandInfo48 },  // Inst #1933 = PMOVZXBDrr
6118  { 1934,	6,	1,	0,	0,	"PMOVZXBQrm", 0|(1<<MCID::MayLoad), 0x65800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #1934 = PMOVZXBQrm
6119  { 1935,	2,	1,	0,	0,	"PMOVZXBQrr", 0, 0x65800d45ULL, NULL, NULL, OperandInfo48 },  // Inst #1935 = PMOVZXBQrr
6120  { 1936,	6,	1,	0,	0,	"PMOVZXBWrm", 0|(1<<MCID::MayLoad), 0x61800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #1936 = PMOVZXBWrm
6121  { 1937,	2,	1,	0,	0,	"PMOVZXBWrr", 0, 0x61800d45ULL, NULL, NULL, OperandInfo48 },  // Inst #1937 = PMOVZXBWrr
6122  { 1938,	6,	1,	0,	0,	"PMOVZXDQrm", 0|(1<<MCID::MayLoad), 0x6b800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #1938 = PMOVZXDQrm
6123  { 1939,	2,	1,	0,	0,	"PMOVZXDQrr", 0, 0x6b800d45ULL, NULL, NULL, OperandInfo48 },  // Inst #1939 = PMOVZXDQrr
6124  { 1940,	6,	1,	0,	0,	"PMOVZXWDrm", 0|(1<<MCID::MayLoad), 0x67800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #1940 = PMOVZXWDrm
6125  { 1941,	2,	1,	0,	0,	"PMOVZXWDrr", 0, 0x67800d45ULL, NULL, NULL, OperandInfo48 },  // Inst #1941 = PMOVZXWDrr
6126  { 1942,	6,	1,	0,	0,	"PMOVZXWQrm", 0|(1<<MCID::MayLoad), 0x69800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #1942 = PMOVZXWQrm
6127  { 1943,	2,	1,	0,	0,	"PMOVZXWQrr", 0, 0x69800d45ULL, NULL, NULL, OperandInfo48 },  // Inst #1943 = PMOVZXWQrr
6128  { 1944,	7,	1,	0,	0,	"PMULDQrm", 0|(1<<MCID::MayLoad), 0x51800d46ULL, NULL, NULL, OperandInfo32 },  // Inst #1944 = PMULDQrm
6129  { 1945,	3,	1,	0,	0,	"PMULDQrr", 0|(1<<MCID::Commutable), 0x51800d45ULL, NULL, NULL, OperandInfo33 },  // Inst #1945 = PMULDQrr
6130  { 1946,	7,	1,	0,	0,	"PMULHRSWrm128", 0|(1<<MCID::MayLoad), 0x17800d46ULL, NULL, NULL, OperandInfo32 },  // Inst #1946 = PMULHRSWrm128
6131  { 1947,	3,	1,	0,	0,	"PMULHRSWrr128", 0|(1<<MCID::Commutable), 0x17800d45ULL, NULL, NULL, OperandInfo33 },  // Inst #1947 = PMULHRSWrr128
6132  { 1948,	7,	1,	0,	0,	"PMULHRWrm", 0|(1<<MCID::MayLoad), 0x816e000106ULL, NULL, NULL, OperandInfo157 },  // Inst #1948 = PMULHRWrm
6133  { 1949,	3,	1,	0,	0,	"PMULHRWrr", 0, 0x816e000105ULL, NULL, NULL, OperandInfo158 },  // Inst #1949 = PMULHRWrr
6134  { 1950,	7,	1,	0,	0,	"PMULHUWrm", 0|(1<<MCID::MayLoad), 0x1c9800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1950 = PMULHUWrm
6135  { 1951,	3,	1,	0,	0,	"PMULHUWrr", 0|(1<<MCID::Commutable), 0x1c9800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1951 = PMULHUWrr
6136  { 1952,	7,	1,	0,	0,	"PMULHWrm", 0|(1<<MCID::MayLoad), 0x1cb800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1952 = PMULHWrm
6137  { 1953,	3,	1,	0,	0,	"PMULHWrr", 0|(1<<MCID::Commutable), 0x1cb800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1953 = PMULHWrr
6138  { 1954,	7,	1,	0,	0,	"PMULLDrm", 0|(1<<MCID::MayLoad), 0x81800d46ULL, NULL, NULL, OperandInfo32 },  // Inst #1954 = PMULLDrm
6139  { 1955,	3,	1,	0,	0,	"PMULLDrr", 0|(1<<MCID::Commutable), 0x81800d45ULL, NULL, NULL, OperandInfo33 },  // Inst #1955 = PMULLDrr
6140  { 1956,	7,	1,	0,	0,	"PMULLWrm", 0|(1<<MCID::MayLoad), 0x1ab800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1956 = PMULLWrm
6141  { 1957,	3,	1,	0,	0,	"PMULLWrr", 0|(1<<MCID::Commutable), 0x1ab800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1957 = PMULLWrr
6142  { 1958,	7,	1,	0,	0,	"PMULUDQrm", 0|(1<<MCID::MayLoad), 0x1e9800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1958 = PMULUDQrm
6143  { 1959,	3,	1,	0,	0,	"PMULUDQrr", 0|(1<<MCID::Commutable), 0x1e9800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1959 = PMULUDQrr
6144  { 1960,	1,	1,	0,	0,	"POP16r", 0|(1<<MCID::MayLoad), 0xb0000042ULL, ImplicitList6, ImplicitList6, OperandInfo113 },  // Inst #1960 = POP16r
6145  { 1961,	5,	1,	0,	0,	"POP16rmm", 0|(1<<MCID::MayLoad), 0x11e000058ULL, ImplicitList6, ImplicitList6, OperandInfo38 },  // Inst #1961 = POP16rmm
6146  { 1962,	1,	1,	0,	0,	"POP16rmr", 0|(1<<MCID::MayLoad), 0x11e000050ULL, ImplicitList6, ImplicitList6, OperandInfo113 },  // Inst #1962 = POP16rmr
6147  { 1963,	1,	1,	0,	0,	"POP32r", 0|(1<<MCID::MayLoad), 0xb0000002ULL, ImplicitList6, ImplicitList6, OperandInfo72 },  // Inst #1963 = POP32r
6148  { 1964,	5,	1,	0,	0,	"POP32rmm", 0|(1<<MCID::MayLoad), 0x11e000018ULL, ImplicitList6, ImplicitList6, OperandInfo38 },  // Inst #1964 = POP32rmm
6149  { 1965,	1,	1,	0,	0,	"POP32rmr", 0|(1<<MCID::MayLoad), 0x11e000010ULL, ImplicitList6, ImplicitList6, OperandInfo72 },  // Inst #1965 = POP32rmr
6150  { 1966,	1,	1,	0,	0,	"POP64r", 0|(1<<MCID::MayLoad), 0xb0000002ULL, ImplicitList8, ImplicitList8, OperandInfo74 },  // Inst #1966 = POP64r
6151  { 1967,	5,	1,	0,	0,	"POP64rmm", 0|(1<<MCID::MayLoad), 0x11e000018ULL, ImplicitList8, ImplicitList8, OperandInfo38 },  // Inst #1967 = POP64rmm
6152  { 1968,	1,	1,	0,	0,	"POP64rmr", 0|(1<<MCID::MayLoad), 0x11e000010ULL, ImplicitList8, ImplicitList8, OperandInfo74 },  // Inst #1968 = POP64rmr
6153  { 1969,	0,	0,	0,	0,	"POPA32", 0|(1<<MCID::MayLoad), 0xc2000001ULL, ImplicitList6, ImplicitList47, 0 },  // Inst #1969 = POPA32
6154  { 1970,	6,	1,	0,	0,	"POPCNT16rm", 0|(1<<MCID::MayLoad), 0x170000c46ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #1970 = POPCNT16rm
6155  { 1971,	2,	1,	0,	0,	"POPCNT16rr", 0, 0x170000c45ULL, NULL, ImplicitList1, OperandInfo55 },  // Inst #1971 = POPCNT16rr
6156  { 1972,	6,	1,	0,	0,	"POPCNT32rm", 0|(1<<MCID::MayLoad), 0x170000c06ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #1972 = POPCNT32rm
6157  { 1973,	2,	1,	0,	0,	"POPCNT32rr", 0, 0x170000c05ULL, NULL, ImplicitList1, OperandInfo65 },  // Inst #1973 = POPCNT32rr
6158  { 1974,	6,	1,	0,	0,	"POPCNT64rm", 0|(1<<MCID::MayLoad), 0x170002c06ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #1974 = POPCNT64rm
6159  { 1975,	2,	1,	0,	0,	"POPCNT64rr", 0, 0x170002c05ULL, NULL, ImplicitList1, OperandInfo66 },  // Inst #1975 = POPCNT64rr
6160  { 1976,	0,	0,	0,	0,	"POPDS16", 0|(1<<MCID::UnmodeledSideEffects), 0x3e000041ULL, NULL, NULL, 0 },  // Inst #1976 = POPDS16
6161  { 1977,	0,	0,	0,	0,	"POPDS32", 0|(1<<MCID::UnmodeledSideEffects), 0x3e000001ULL, NULL, NULL, 0 },  // Inst #1977 = POPDS32
6162  { 1978,	0,	0,	0,	0,	"POPES16", 0|(1<<MCID::UnmodeledSideEffects), 0xe000041ULL, NULL, NULL, 0 },  // Inst #1978 = POPES16
6163  { 1979,	0,	0,	0,	0,	"POPES32", 0|(1<<MCID::UnmodeledSideEffects), 0xe000001ULL, NULL, NULL, 0 },  // Inst #1979 = POPES32
6164  { 1980,	0,	0,	0,	0,	"POPF16", 0|(1<<MCID::MayLoad), 0x13a000041ULL, ImplicitList6, ImplicitList6, 0 },  // Inst #1980 = POPF16
6165  { 1981,	0,	0,	0,	0,	"POPF32", 0|(1<<MCID::MayLoad), 0x13a000001ULL, ImplicitList6, ImplicitList6, 0 },  // Inst #1981 = POPF32
6166  { 1982,	0,	0,	0,	0,	"POPF64", 0|(1<<MCID::MayLoad), 0x13a000001ULL, ImplicitList8, ImplicitList9, 0 },  // Inst #1982 = POPF64
6167  { 1983,	0,	0,	0,	0,	"POPFS16", 0|(1<<MCID::UnmodeledSideEffects), 0x142000141ULL, NULL, NULL, 0 },  // Inst #1983 = POPFS16
6168  { 1984,	0,	0,	0,	0,	"POPFS32", 0|(1<<MCID::UnmodeledSideEffects), 0x142000101ULL, NULL, NULL, 0 },  // Inst #1984 = POPFS32
6169  { 1985,	0,	0,	0,	0,	"POPFS64", 0|(1<<MCID::UnmodeledSideEffects), 0x142000101ULL, NULL, NULL, 0 },  // Inst #1985 = POPFS64
6170  { 1986,	0,	0,	0,	0,	"POPGS16", 0|(1<<MCID::UnmodeledSideEffects), 0x152000141ULL, NULL, NULL, 0 },  // Inst #1986 = POPGS16
6171  { 1987,	0,	0,	0,	0,	"POPGS32", 0|(1<<MCID::UnmodeledSideEffects), 0x152000101ULL, NULL, NULL, 0 },  // Inst #1987 = POPGS32
6172  { 1988,	0,	0,	0,	0,	"POPGS64", 0|(1<<MCID::UnmodeledSideEffects), 0x152000101ULL, NULL, NULL, 0 },  // Inst #1988 = POPGS64
6173  { 1989,	0,	0,	0,	0,	"POPSS16", 0|(1<<MCID::UnmodeledSideEffects), 0x2e000041ULL, NULL, NULL, 0 },  // Inst #1989 = POPSS16
6174  { 1990,	0,	0,	0,	0,	"POPSS32", 0|(1<<MCID::UnmodeledSideEffects), 0x2e000001ULL, NULL, NULL, 0 },  // Inst #1990 = POPSS32
6175  { 1991,	7,	1,	0,	0,	"PORrm", 0|(1<<MCID::MayLoad), 0x1d7800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1991 = PORrm
6176  { 1992,	3,	1,	0,	0,	"PORrr", 0|(1<<MCID::Commutable), 0x1d7800145ULL, NULL, NULL, OperandInfo33 },  // Inst #1992 = PORrr
6177  { 1993,	5,	0,	0,	0,	"PREFETCH", 0|(1<<MCID::UnmodeledSideEffects), 0x1a000118ULL, NULL, NULL, OperandInfo38 },  // Inst #1993 = PREFETCH
6178  { 1994,	5,	0,	0,	0,	"PREFETCHNTA", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x30800118ULL, NULL, NULL, OperandInfo38 },  // Inst #1994 = PREFETCHNTA
6179  { 1995,	5,	0,	0,	0,	"PREFETCHT0", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x30800119ULL, NULL, NULL, OperandInfo38 },  // Inst #1995 = PREFETCHT0
6180  { 1996,	5,	0,	0,	0,	"PREFETCHT1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x3080011aULL, NULL, NULL, OperandInfo38 },  // Inst #1996 = PREFETCHT1
6181  { 1997,	5,	0,	0,	0,	"PREFETCHT2", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x3080011bULL, NULL, NULL, OperandInfo38 },  // Inst #1997 = PREFETCHT2
6182  { 1998,	5,	0,	0,	0,	"PREFETCHW", 0|(1<<MCID::UnmodeledSideEffects), 0x1a000119ULL, NULL, NULL, OperandInfo38 },  // Inst #1998 = PREFETCHW
6183  { 1999,	7,	1,	0,	0,	"PSADBWrm", 0|(1<<MCID::MayLoad), 0x1ed800146ULL, NULL, NULL, OperandInfo32 },  // Inst #1999 = PSADBWrm
6184  { 2000,	3,	1,	0,	0,	"PSADBWrr", 0|(1<<MCID::Commutable), 0x1ed800145ULL, NULL, NULL, OperandInfo33 },  // Inst #2000 = PSADBWrr
6185  { 2001,	7,	1,	0,	0,	"PSHUFBrm128", 0|(1<<MCID::MayLoad), 0x1800d46ULL, NULL, NULL, OperandInfo32 },  // Inst #2001 = PSHUFBrm128
6186  { 2002,	3,	1,	0,	0,	"PSHUFBrr128", 0, 0x1800d45ULL, NULL, NULL, OperandInfo33 },  // Inst #2002 = PSHUFBrr128
6187  { 2003,	7,	1,	0,	0,	"PSHUFDmi", 0|(1<<MCID::MayLoad), 0xe1804146ULL, NULL, NULL, OperandInfo49 },  // Inst #2003 = PSHUFDmi
6188  { 2004,	3,	1,	0,	0,	"PSHUFDri", 0, 0xe1804145ULL, NULL, NULL, OperandInfo50 },  // Inst #2004 = PSHUFDri
6189  { 2005,	7,	1,	0,	0,	"PSHUFHWmi", 0|(1<<MCID::MayLoad), 0xe1804c06ULL, NULL, NULL, OperandInfo49 },  // Inst #2005 = PSHUFHWmi
6190  { 2006,	3,	1,	0,	0,	"PSHUFHWri", 0, 0xe1804c05ULL, NULL, NULL, OperandInfo50 },  // Inst #2006 = PSHUFHWri
6191  { 2007,	7,	1,	0,	0,	"PSHUFLWmi", 0|(1<<MCID::MayLoad), 0xe1804b06ULL, NULL, NULL, OperandInfo49 },  // Inst #2007 = PSHUFLWmi
6192  { 2008,	3,	1,	0,	0,	"PSHUFLWri", 0, 0xe1804b05ULL, NULL, NULL, OperandInfo50 },  // Inst #2008 = PSHUFLWri
6193  { 2009,	7,	1,	0,	0,	"PSIGNBrm128", 0|(1<<MCID::MayLoad), 0x11800d46ULL, NULL, NULL, OperandInfo32 },  // Inst #2009 = PSIGNBrm128
6194  { 2010,	3,	1,	0,	0,	"PSIGNBrr128", 0, 0x11800d45ULL, NULL, NULL, OperandInfo33 },  // Inst #2010 = PSIGNBrr128
6195  { 2011,	7,	1,	0,	0,	"PSIGNDrm128", 0|(1<<MCID::MayLoad), 0x15800d46ULL, NULL, NULL, OperandInfo32 },  // Inst #2011 = PSIGNDrm128
6196  { 2012,	3,	1,	0,	0,	"PSIGNDrr128", 0, 0x15800d45ULL, NULL, NULL, OperandInfo33 },  // Inst #2012 = PSIGNDrr128
6197  { 2013,	7,	1,	0,	0,	"PSIGNWrm128", 0|(1<<MCID::MayLoad), 0x13800d46ULL, NULL, NULL, OperandInfo32 },  // Inst #2013 = PSIGNWrm128
6198  { 2014,	3,	1,	0,	0,	"PSIGNWrr128", 0, 0x13800d45ULL, NULL, NULL, OperandInfo33 },  // Inst #2014 = PSIGNWrr128
6199  { 2015,	3,	1,	0,	0,	"PSLLDQri", 0, 0xe7804157ULL, NULL, NULL, OperandInfo203 },  // Inst #2015 = PSLLDQri
6200  { 2016,	3,	1,	0,	0,	"PSLLDri", 0, 0xe5804156ULL, NULL, NULL, OperandInfo203 },  // Inst #2016 = PSLLDri
6201  { 2017,	7,	1,	0,	0,	"PSLLDrm", 0|(1<<MCID::MayLoad), 0x1e5800146ULL, NULL, NULL, OperandInfo32 },  // Inst #2017 = PSLLDrm
6202  { 2018,	3,	1,	0,	0,	"PSLLDrr", 0, 0x1e5800145ULL, NULL, NULL, OperandInfo33 },  // Inst #2018 = PSLLDrr
6203  { 2019,	3,	1,	0,	0,	"PSLLQri", 0, 0xe7804156ULL, NULL, NULL, OperandInfo203 },  // Inst #2019 = PSLLQri
6204  { 2020,	7,	1,	0,	0,	"PSLLQrm", 0|(1<<MCID::MayLoad), 0x1e7800146ULL, NULL, NULL, OperandInfo32 },  // Inst #2020 = PSLLQrm
6205  { 2021,	3,	1,	0,	0,	"PSLLQrr", 0, 0x1e7800145ULL, NULL, NULL, OperandInfo33 },  // Inst #2021 = PSLLQrr
6206  { 2022,	3,	1,	0,	0,	"PSLLWri", 0, 0xe3804156ULL, NULL, NULL, OperandInfo203 },  // Inst #2022 = PSLLWri
6207  { 2023,	7,	1,	0,	0,	"PSLLWrm", 0|(1<<MCID::MayLoad), 0x1e3800146ULL, NULL, NULL, OperandInfo32 },  // Inst #2023 = PSLLWrm
6208  { 2024,	3,	1,	0,	0,	"PSLLWrr", 0, 0x1e3800145ULL, NULL, NULL, OperandInfo33 },  // Inst #2024 = PSLLWrr
6209  { 2025,	3,	1,	0,	0,	"PSRADri", 0, 0xe5804154ULL, NULL, NULL, OperandInfo203 },  // Inst #2025 = PSRADri
6210  { 2026,	7,	1,	0,	0,	"PSRADrm", 0|(1<<MCID::MayLoad), 0x1c5800146ULL, NULL, NULL, OperandInfo32 },  // Inst #2026 = PSRADrm
6211  { 2027,	3,	1,	0,	0,	"PSRADrr", 0, 0x1c5800145ULL, NULL, NULL, OperandInfo33 },  // Inst #2027 = PSRADrr
6212  { 2028,	3,	1,	0,	0,	"PSRAWri", 0, 0xe3804154ULL, NULL, NULL, OperandInfo203 },  // Inst #2028 = PSRAWri
6213  { 2029,	7,	1,	0,	0,	"PSRAWrm", 0|(1<<MCID::MayLoad), 0x1c3800146ULL, NULL, NULL, OperandInfo32 },  // Inst #2029 = PSRAWrm
6214  { 2030,	3,	1,	0,	0,	"PSRAWrr", 0, 0x1c3800145ULL, NULL, NULL, OperandInfo33 },  // Inst #2030 = PSRAWrr
6215  { 2031,	3,	1,	0,	0,	"PSRLDQri", 0, 0xe7804153ULL, NULL, NULL, OperandInfo203 },  // Inst #2031 = PSRLDQri
6216  { 2032,	3,	1,	0,	0,	"PSRLDri", 0, 0xe5804152ULL, NULL, NULL, OperandInfo203 },  // Inst #2032 = PSRLDri
6217  { 2033,	7,	1,	0,	0,	"PSRLDrm", 0|(1<<MCID::MayLoad), 0x1a5800146ULL, NULL, NULL, OperandInfo32 },  // Inst #2033 = PSRLDrm
6218  { 2034,	3,	1,	0,	0,	"PSRLDrr", 0, 0x1a5800145ULL, NULL, NULL, OperandInfo33 },  // Inst #2034 = PSRLDrr
6219  { 2035,	3,	1,	0,	0,	"PSRLQri", 0, 0xe7804152ULL, NULL, NULL, OperandInfo203 },  // Inst #2035 = PSRLQri
6220  { 2036,	7,	1,	0,	0,	"PSRLQrm", 0|(1<<MCID::MayLoad), 0x1a7800146ULL, NULL, NULL, OperandInfo32 },  // Inst #2036 = PSRLQrm
6221  { 2037,	3,	1,	0,	0,	"PSRLQrr", 0, 0x1a7800145ULL, NULL, NULL, OperandInfo33 },  // Inst #2037 = PSRLQrr
6222  { 2038,	3,	1,	0,	0,	"PSRLWri", 0, 0xe3804152ULL, NULL, NULL, OperandInfo203 },  // Inst #2038 = PSRLWri
6223  { 2039,	7,	1,	0,	0,	"PSRLWrm", 0|(1<<MCID::MayLoad), 0x1a3800146ULL, NULL, NULL, OperandInfo32 },  // Inst #2039 = PSRLWrm
6224  { 2040,	3,	1,	0,	0,	"PSRLWrr", 0, 0x1a3800145ULL, NULL, NULL, OperandInfo33 },  // Inst #2040 = PSRLWrr
6225  { 2041,	7,	1,	0,	0,	"PSUBBrm", 0|(1<<MCID::MayLoad), 0x1f1800146ULL, NULL, NULL, OperandInfo32 },  // Inst #2041 = PSUBBrm
6226  { 2042,	3,	1,	0,	0,	"PSUBBrr", 0, 0x1f1800145ULL, NULL, NULL, OperandInfo33 },  // Inst #2042 = PSUBBrr
6227  { 2043,	7,	1,	0,	0,	"PSUBDrm", 0|(1<<MCID::MayLoad), 0x1f5800146ULL, NULL, NULL, OperandInfo32 },  // Inst #2043 = PSUBDrm
6228  { 2044,	3,	1,	0,	0,	"PSUBDrr", 0, 0x1f5800145ULL, NULL, NULL, OperandInfo33 },  // Inst #2044 = PSUBDrr
6229  { 2045,	7,	1,	0,	0,	"PSUBQrm", 0|(1<<MCID::MayLoad), 0x1f7800146ULL, NULL, NULL, OperandInfo32 },  // Inst #2045 = PSUBQrm
6230  { 2046,	3,	1,	0,	0,	"PSUBQrr", 0, 0x1f7800145ULL, NULL, NULL, OperandInfo33 },  // Inst #2046 = PSUBQrr
6231  { 2047,	7,	1,	0,	0,	"PSUBSBrm", 0|(1<<MCID::MayLoad), 0x1d1800146ULL, NULL, NULL, OperandInfo32 },  // Inst #2047 = PSUBSBrm
6232  { 2048,	3,	1,	0,	0,	"PSUBSBrr", 0, 0x1d1800145ULL, NULL, NULL, OperandInfo33 },  // Inst #2048 = PSUBSBrr
6233  { 2049,	7,	1,	0,	0,	"PSUBSWrm", 0|(1<<MCID::MayLoad), 0x1d3800146ULL, NULL, NULL, OperandInfo32 },  // Inst #2049 = PSUBSWrm
6234  { 2050,	3,	1,	0,	0,	"PSUBSWrr", 0, 0x1d3800145ULL, NULL, NULL, OperandInfo33 },  // Inst #2050 = PSUBSWrr
6235  { 2051,	7,	1,	0,	0,	"PSUBUSBrm", 0|(1<<MCID::MayLoad), 0x1b1800146ULL, NULL, NULL, OperandInfo32 },  // Inst #2051 = PSUBUSBrm
6236  { 2052,	3,	1,	0,	0,	"PSUBUSBrr", 0, 0x1b1800145ULL, NULL, NULL, OperandInfo33 },  // Inst #2052 = PSUBUSBrr
6237  { 2053,	7,	1,	0,	0,	"PSUBUSWrm", 0|(1<<MCID::MayLoad), 0x1b3800146ULL, NULL, NULL, OperandInfo32 },  // Inst #2053 = PSUBUSWrm
6238  { 2054,	3,	1,	0,	0,	"PSUBUSWrr", 0, 0x1b3800145ULL, NULL, NULL, OperandInfo33 },  // Inst #2054 = PSUBUSWrr
6239  { 2055,	7,	1,	0,	0,	"PSUBWrm", 0|(1<<MCID::MayLoad), 0x1f3800146ULL, NULL, NULL, OperandInfo32 },  // Inst #2055 = PSUBWrm
6240  { 2056,	3,	1,	0,	0,	"PSUBWrr", 0, 0x1f3800145ULL, NULL, NULL, OperandInfo33 },  // Inst #2056 = PSUBWrr
6241  { 2057,	6,	1,	0,	0,	"PSWAPDrm", 0|(1<<MCID::MayLoad), 0x8176000106ULL, NULL, NULL, OperandInfo145 },  // Inst #2057 = PSWAPDrm
6242  { 2058,	2,	1,	0,	0,	"PSWAPDrr", 0, 0x8176000105ULL, NULL, NULL, OperandInfo149 },  // Inst #2058 = PSWAPDrr
6243  { 2059,	6,	0,	0,	0,	"PTESTrm", 0|(1<<MCID::MayLoad), 0x2f800d46ULL, NULL, ImplicitList1, OperandInfo47 },  // Inst #2059 = PTESTrm
6244  { 2060,	2,	0,	0,	0,	"PTESTrr", 0, 0x2f800d45ULL, NULL, ImplicitList1, OperandInfo48 },  // Inst #2060 = PTESTrr
6245  { 2061,	7,	1,	0,	0,	"PUNPCKHBWrm", 0|(1<<MCID::MayLoad), 0xd1800146ULL, NULL, NULL, OperandInfo32 },  // Inst #2061 = PUNPCKHBWrm
6246  { 2062,	3,	1,	0,	0,	"PUNPCKHBWrr", 0, 0xd1800145ULL, NULL, NULL, OperandInfo33 },  // Inst #2062 = PUNPCKHBWrr
6247  { 2063,	7,	1,	0,	0,	"PUNPCKHDQrm", 0|(1<<MCID::MayLoad), 0xd5800146ULL, NULL, NULL, OperandInfo32 },  // Inst #2063 = PUNPCKHDQrm
6248  { 2064,	3,	1,	0,	0,	"PUNPCKHDQrr", 0, 0xd5800145ULL, NULL, NULL, OperandInfo33 },  // Inst #2064 = PUNPCKHDQrr
6249  { 2065,	7,	1,	0,	0,	"PUNPCKHQDQrm", 0|(1<<MCID::MayLoad), 0xdb800146ULL, NULL, NULL, OperandInfo32 },  // Inst #2065 = PUNPCKHQDQrm
6250  { 2066,	3,	1,	0,	0,	"PUNPCKHQDQrr", 0, 0xdb800145ULL, NULL, NULL, OperandInfo33 },  // Inst #2066 = PUNPCKHQDQrr
6251  { 2067,	7,	1,	0,	0,	"PUNPCKHWDrm", 0|(1<<MCID::MayLoad), 0xd3800146ULL, NULL, NULL, OperandInfo32 },  // Inst #2067 = PUNPCKHWDrm
6252  { 2068,	3,	1,	0,	0,	"PUNPCKHWDrr", 0, 0xd3800145ULL, NULL, NULL, OperandInfo33 },  // Inst #2068 = PUNPCKHWDrr
6253  { 2069,	7,	1,	0,	0,	"PUNPCKLBWrm", 0|(1<<MCID::MayLoad), 0xc1800146ULL, NULL, NULL, OperandInfo32 },  // Inst #2069 = PUNPCKLBWrm
6254  { 2070,	3,	1,	0,	0,	"PUNPCKLBWrr", 0, 0xc1800145ULL, NULL, NULL, OperandInfo33 },  // Inst #2070 = PUNPCKLBWrr
6255  { 2071,	7,	1,	0,	0,	"PUNPCKLDQrm", 0|(1<<MCID::MayLoad), 0xc5800146ULL, NULL, NULL, OperandInfo32 },  // Inst #2071 = PUNPCKLDQrm
6256  { 2072,	3,	1,	0,	0,	"PUNPCKLDQrr", 0, 0xc5800145ULL, NULL, NULL, OperandInfo33 },  // Inst #2072 = PUNPCKLDQrr
6257  { 2073,	7,	1,	0,	0,	"PUNPCKLQDQrm", 0|(1<<MCID::MayLoad), 0xd9800146ULL, NULL, NULL, OperandInfo32 },  // Inst #2073 = PUNPCKLQDQrm
6258  { 2074,	3,	1,	0,	0,	"PUNPCKLQDQrr", 0, 0xd9800145ULL, NULL, NULL, OperandInfo33 },  // Inst #2074 = PUNPCKLQDQrr
6259  { 2075,	7,	1,	0,	0,	"PUNPCKLWDrm", 0|(1<<MCID::MayLoad), 0xc3800146ULL, NULL, NULL, OperandInfo32 },  // Inst #2075 = PUNPCKLWDrm
6260  { 2076,	3,	1,	0,	0,	"PUNPCKLWDrr", 0, 0xc3800145ULL, NULL, NULL, OperandInfo33 },  // Inst #2076 = PUNPCKLWDrr
6261  { 2077,	1,	0,	0,	0,	"PUSH16r", 0|(1<<MCID::MayStore), 0xa0000042ULL, ImplicitList6, ImplicitList6, OperandInfo113 },  // Inst #2077 = PUSH16r
6262  { 2078,	5,	0,	0,	0,	"PUSH16rmm", 0|(1<<MCID::MayStore), 0x1fe00005eULL, ImplicitList6, ImplicitList6, OperandInfo38 },  // Inst #2078 = PUSH16rmm
6263  { 2079,	1,	0,	0,	0,	"PUSH16rmr", 0|(1<<MCID::MayStore), 0x1fe000056ULL, ImplicitList6, ImplicitList6, OperandInfo113 },  // Inst #2079 = PUSH16rmr
6264  { 2080,	1,	0,	0,	0,	"PUSH32r", 0|(1<<MCID::MayStore), 0xa0000002ULL, ImplicitList6, ImplicitList6, OperandInfo72 },  // Inst #2080 = PUSH32r
6265  { 2081,	5,	0,	0,	0,	"PUSH32rmm", 0|(1<<MCID::MayStore), 0x1fe00001eULL, ImplicitList6, ImplicitList6, OperandInfo38 },  // Inst #2081 = PUSH32rmm
6266  { 2082,	1,	0,	0,	0,	"PUSH32rmr", 0|(1<<MCID::MayStore), 0x1fe000016ULL, ImplicitList6, ImplicitList6, OperandInfo72 },  // Inst #2082 = PUSH32rmr
6267  { 2083,	1,	0,	0,	0,	"PUSH64i16", 0|(1<<MCID::MayStore), 0xd000c001ULL, ImplicitList8, ImplicitList8, OperandInfo2 },  // Inst #2083 = PUSH64i16
6268  { 2084,	1,	0,	0,	0,	"PUSH64i32", 0|(1<<MCID::MayStore), 0xd0014001ULL, ImplicitList8, ImplicitList8, OperandInfo2 },  // Inst #2084 = PUSH64i32
6269  { 2085,	1,	0,	0,	0,	"PUSH64i8", 0|(1<<MCID::MayStore), 0xd4004001ULL, ImplicitList8, ImplicitList8, OperandInfo2 },  // Inst #2085 = PUSH64i8
6270  { 2086,	1,	0,	0,	0,	"PUSH64r", 0|(1<<MCID::MayStore), 0xa0000002ULL, ImplicitList8, ImplicitList8, OperandInfo74 },  // Inst #2086 = PUSH64r
6271  { 2087,	5,	0,	0,	0,	"PUSH64rmm", 0|(1<<MCID::MayStore), 0x1fe00001eULL, ImplicitList8, ImplicitList8, OperandInfo38 },  // Inst #2087 = PUSH64rmm
6272  { 2088,	1,	0,	0,	0,	"PUSH64rmr", 0|(1<<MCID::MayStore), 0x1fe000016ULL, ImplicitList8, ImplicitList8, OperandInfo74 },  // Inst #2088 = PUSH64rmr
6273  { 2089,	0,	0,	0,	0,	"PUSHA32", 0|(1<<MCID::MayStore), 0xc0000001ULL, ImplicitList47, ImplicitList6, 0 },  // Inst #2089 = PUSHA32
6274  { 2090,	0,	0,	0,	0,	"PUSHCS16", 0|(1<<MCID::UnmodeledSideEffects), 0x1c000041ULL, NULL, NULL, 0 },  // Inst #2090 = PUSHCS16
6275  { 2091,	0,	0,	0,	0,	"PUSHCS32", 0|(1<<MCID::UnmodeledSideEffects), 0x1c000001ULL, NULL, NULL, 0 },  // Inst #2091 = PUSHCS32
6276  { 2092,	0,	0,	0,	0,	"PUSHDS16", 0|(1<<MCID::UnmodeledSideEffects), 0x3c000041ULL, NULL, NULL, 0 },  // Inst #2092 = PUSHDS16
6277  { 2093,	0,	0,	0,	0,	"PUSHDS32", 0|(1<<MCID::UnmodeledSideEffects), 0x3c000001ULL, NULL, NULL, 0 },  // Inst #2093 = PUSHDS32
6278  { 2094,	0,	0,	0,	0,	"PUSHES16", 0|(1<<MCID::UnmodeledSideEffects), 0xc000041ULL, NULL, NULL, 0 },  // Inst #2094 = PUSHES16
6279  { 2095,	0,	0,	0,	0,	"PUSHES32", 0|(1<<MCID::UnmodeledSideEffects), 0xc000001ULL, NULL, NULL, 0 },  // Inst #2095 = PUSHES32
6280  { 2096,	0,	0,	0,	0,	"PUSHF16", 0|(1<<MCID::MayStore), 0x138000041ULL, ImplicitList6, ImplicitList6, 0 },  // Inst #2096 = PUSHF16
6281  { 2097,	0,	0,	0,	0,	"PUSHF32", 0|(1<<MCID::MayStore), 0x138000001ULL, ImplicitList6, ImplicitList6, 0 },  // Inst #2097 = PUSHF32
6282  { 2098,	0,	0,	0,	0,	"PUSHF64", 0|(1<<MCID::MayStore), 0x138000001ULL, ImplicitList9, ImplicitList8, 0 },  // Inst #2098 = PUSHF64
6283  { 2099,	0,	0,	0,	0,	"PUSHFS16", 0|(1<<MCID::UnmodeledSideEffects), 0x140000141ULL, NULL, NULL, 0 },  // Inst #2099 = PUSHFS16
6284  { 2100,	0,	0,	0,	0,	"PUSHFS32", 0|(1<<MCID::UnmodeledSideEffects), 0x140000101ULL, NULL, NULL, 0 },  // Inst #2100 = PUSHFS32
6285  { 2101,	0,	0,	0,	0,	"PUSHFS64", 0|(1<<MCID::UnmodeledSideEffects), 0x140000101ULL, NULL, NULL, 0 },  // Inst #2101 = PUSHFS64
6286  { 2102,	0,	0,	0,	0,	"PUSHGS16", 0|(1<<MCID::UnmodeledSideEffects), 0x150000141ULL, NULL, NULL, 0 },  // Inst #2102 = PUSHGS16
6287  { 2103,	0,	0,	0,	0,	"PUSHGS32", 0|(1<<MCID::UnmodeledSideEffects), 0x150000101ULL, NULL, NULL, 0 },  // Inst #2103 = PUSHGS32
6288  { 2104,	0,	0,	0,	0,	"PUSHGS64", 0|(1<<MCID::UnmodeledSideEffects), 0x150000101ULL, NULL, NULL, 0 },  // Inst #2104 = PUSHGS64
6289  { 2105,	0,	0,	0,	0,	"PUSHSS16", 0|(1<<MCID::UnmodeledSideEffects), 0x2c000041ULL, NULL, NULL, 0 },  // Inst #2105 = PUSHSS16
6290  { 2106,	0,	0,	0,	0,	"PUSHSS32", 0|(1<<MCID::UnmodeledSideEffects), 0x2c000001ULL, NULL, NULL, 0 },  // Inst #2106 = PUSHSS32
6291  { 2107,	1,	0,	0,	0,	"PUSHi16", 0|(1<<MCID::MayStore), 0xd000c041ULL, ImplicitList6, ImplicitList6, OperandInfo2 },  // Inst #2107 = PUSHi16
6292  { 2108,	1,	0,	0,	0,	"PUSHi32", 0|(1<<MCID::MayStore), 0xd0014001ULL, ImplicitList6, ImplicitList6, OperandInfo2 },  // Inst #2108 = PUSHi32
6293  { 2109,	1,	0,	0,	0,	"PUSHi8", 0|(1<<MCID::MayStore), 0xd4004001ULL, ImplicitList6, ImplicitList6, OperandInfo2 },  // Inst #2109 = PUSHi8
6294  { 2110,	7,	1,	0,	0,	"PXORrm", 0|(1<<MCID::MayLoad), 0x1df800146ULL, NULL, NULL, OperandInfo32 },  // Inst #2110 = PXORrm
6295  { 2111,	3,	1,	0,	0,	"PXORrr", 0|(1<<MCID::Commutable), 0x1df800145ULL, NULL, NULL, OperandInfo33 },  // Inst #2111 = PXORrr
6296  { 2112,	5,	0,	0,	0,	"RCL16m1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a200005aULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #2112 = RCL16m1
6297  { 2113,	5,	0,	0,	0,	"RCL16mCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a600005aULL, ImplicitList48, ImplicitList1, OperandInfo38 },  // Inst #2113 = RCL16mCL
6298  { 2114,	6,	0,	0,	0,	"RCL16mi", 0|(1<<MCID::UnmodeledSideEffects), 0x18200405aULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2114 = RCL16mi
6299  { 2115,	2,	1,	0,	0,	"RCL16r1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a2000052ULL, NULL, ImplicitList1, OperandInfo111 },  // Inst #2115 = RCL16r1
6300  { 2116,	2,	1,	0,	0,	"RCL16rCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a6000052ULL, ImplicitList48, ImplicitList1, OperandInfo111 },  // Inst #2116 = RCL16rCL
6301  { 2117,	3,	1,	0,	0,	"RCL16ri", 0|(1<<MCID::UnmodeledSideEffects), 0x182004052ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #2117 = RCL16ri
6302  { 2118,	5,	0,	0,	0,	"RCL32m1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a200001aULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #2118 = RCL32m1
6303  { 2119,	5,	0,	0,	0,	"RCL32mCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a600001aULL, ImplicitList48, ImplicitList1, OperandInfo38 },  // Inst #2119 = RCL32mCL
6304  { 2120,	6,	0,	0,	0,	"RCL32mi", 0|(1<<MCID::UnmodeledSideEffects), 0x18200401aULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2120 = RCL32mi
6305  { 2121,	2,	1,	0,	0,	"RCL32r1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a2000012ULL, NULL, ImplicitList1, OperandInfo67 },  // Inst #2121 = RCL32r1
6306  { 2122,	2,	1,	0,	0,	"RCL32rCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a6000012ULL, ImplicitList48, ImplicitList1, OperandInfo67 },  // Inst #2122 = RCL32rCL
6307  { 2123,	3,	1,	0,	0,	"RCL32ri", 0|(1<<MCID::UnmodeledSideEffects), 0x182004012ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #2123 = RCL32ri
6308  { 2124,	5,	0,	0,	0,	"RCL64m1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a200201aULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #2124 = RCL64m1
6309  { 2125,	5,	0,	0,	0,	"RCL64mCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a600201aULL, ImplicitList48, ImplicitList1, OperandInfo38 },  // Inst #2125 = RCL64mCL
6310  { 2126,	6,	0,	0,	0,	"RCL64mi", 0|(1<<MCID::UnmodeledSideEffects), 0x18200601aULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2126 = RCL64mi
6311  { 2127,	2,	1,	0,	0,	"RCL64r1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a2002012ULL, NULL, ImplicitList1, OperandInfo68 },  // Inst #2127 = RCL64r1
6312  { 2128,	2,	1,	0,	0,	"RCL64rCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a6002012ULL, ImplicitList48, ImplicitList1, OperandInfo68 },  // Inst #2128 = RCL64rCL
6313  { 2129,	3,	1,	0,	0,	"RCL64ri", 0|(1<<MCID::UnmodeledSideEffects), 0x182006012ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #2129 = RCL64ri
6314  { 2130,	5,	0,	0,	0,	"RCL8m1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a000001aULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #2130 = RCL8m1
6315  { 2131,	5,	0,	0,	0,	"RCL8mCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a400001aULL, ImplicitList48, ImplicitList1, OperandInfo38 },  // Inst #2131 = RCL8mCL
6316  { 2132,	6,	0,	0,	0,	"RCL8mi", 0|(1<<MCID::UnmodeledSideEffects), 0x18000401aULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2132 = RCL8mi
6317  { 2133,	2,	1,	0,	0,	"RCL8r1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a0000012ULL, NULL, ImplicitList1, OperandInfo112 },  // Inst #2133 = RCL8r1
6318  { 2134,	2,	1,	0,	0,	"RCL8rCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a4000012ULL, ImplicitList48, ImplicitList1, OperandInfo112 },  // Inst #2134 = RCL8rCL
6319  { 2135,	3,	1,	0,	0,	"RCL8ri", 0|(1<<MCID::UnmodeledSideEffects), 0x180004012ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #2135 = RCL8ri
6320  { 2136,	6,	1,	0,	0,	"RCPPSm", 0|(1<<MCID::MayLoad), 0xa6800106ULL, NULL, NULL, OperandInfo47 },  // Inst #2136 = RCPPSm
6321  { 2137,	6,	1,	0,	0,	"RCPPSm_Int", 0|(1<<MCID::MayLoad), 0xa6800106ULL, NULL, NULL, OperandInfo47 },  // Inst #2137 = RCPPSm_Int
6322  { 2138,	2,	1,	0,	0,	"RCPPSr", 0, 0xa6800105ULL, NULL, NULL, OperandInfo48 },  // Inst #2138 = RCPPSr
6323  { 2139,	2,	1,	0,	0,	"RCPPSr_Int", 0, 0xa6800105ULL, NULL, NULL, OperandInfo48 },  // Inst #2139 = RCPPSr_Int
6324  { 2140,	6,	1,	0,	0,	"RCPSSm", 0|(1<<MCID::MayLoad), 0xa6000c06ULL, NULL, NULL, OperandInfo99 },  // Inst #2140 = RCPSSm
6325  { 2141,	6,	1,	0,	0,	"RCPSSm_Int", 0|(1<<MCID::MayLoad), 0xa6000c06ULL, NULL, NULL, OperandInfo47 },  // Inst #2141 = RCPSSm_Int
6326  { 2142,	2,	1,	0,	0,	"RCPSSr", 0, 0xa6000c05ULL, NULL, NULL, OperandInfo124 },  // Inst #2142 = RCPSSr
6327  { 2143,	2,	1,	0,	0,	"RCPSSr_Int", 0, 0xa6000c05ULL, NULL, NULL, OperandInfo48 },  // Inst #2143 = RCPSSr_Int
6328  { 2144,	5,	0,	0,	0,	"RCR16m1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a200005bULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #2144 = RCR16m1
6329  { 2145,	5,	0,	0,	0,	"RCR16mCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a600005bULL, ImplicitList48, ImplicitList1, OperandInfo38 },  // Inst #2145 = RCR16mCL
6330  { 2146,	6,	0,	0,	0,	"RCR16mi", 0|(1<<MCID::UnmodeledSideEffects), 0x18200405bULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2146 = RCR16mi
6331  { 2147,	2,	1,	0,	0,	"RCR16r1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a2000053ULL, NULL, ImplicitList1, OperandInfo111 },  // Inst #2147 = RCR16r1
6332  { 2148,	2,	1,	0,	0,	"RCR16rCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a6000053ULL, ImplicitList48, ImplicitList1, OperandInfo111 },  // Inst #2148 = RCR16rCL
6333  { 2149,	3,	1,	0,	0,	"RCR16ri", 0|(1<<MCID::UnmodeledSideEffects), 0x182004053ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #2149 = RCR16ri
6334  { 2150,	5,	0,	0,	0,	"RCR32m1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a200001bULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #2150 = RCR32m1
6335  { 2151,	5,	0,	0,	0,	"RCR32mCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a600001bULL, ImplicitList48, ImplicitList1, OperandInfo38 },  // Inst #2151 = RCR32mCL
6336  { 2152,	6,	0,	0,	0,	"RCR32mi", 0|(1<<MCID::UnmodeledSideEffects), 0x18200401bULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2152 = RCR32mi
6337  { 2153,	2,	1,	0,	0,	"RCR32r1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a2000013ULL, NULL, ImplicitList1, OperandInfo67 },  // Inst #2153 = RCR32r1
6338  { 2154,	2,	1,	0,	0,	"RCR32rCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a6000013ULL, ImplicitList48, ImplicitList1, OperandInfo67 },  // Inst #2154 = RCR32rCL
6339  { 2155,	3,	1,	0,	0,	"RCR32ri", 0|(1<<MCID::UnmodeledSideEffects), 0x182004013ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #2155 = RCR32ri
6340  { 2156,	5,	0,	0,	0,	"RCR64m1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a200201bULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #2156 = RCR64m1
6341  { 2157,	5,	0,	0,	0,	"RCR64mCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a600201bULL, ImplicitList48, ImplicitList1, OperandInfo38 },  // Inst #2157 = RCR64mCL
6342  { 2158,	6,	0,	0,	0,	"RCR64mi", 0|(1<<MCID::UnmodeledSideEffects), 0x18200601bULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2158 = RCR64mi
6343  { 2159,	2,	1,	0,	0,	"RCR64r1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a2002013ULL, NULL, ImplicitList1, OperandInfo68 },  // Inst #2159 = RCR64r1
6344  { 2160,	2,	1,	0,	0,	"RCR64rCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a6002013ULL, ImplicitList48, ImplicitList1, OperandInfo68 },  // Inst #2160 = RCR64rCL
6345  { 2161,	3,	1,	0,	0,	"RCR64ri", 0|(1<<MCID::UnmodeledSideEffects), 0x182006013ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #2161 = RCR64ri
6346  { 2162,	5,	0,	0,	0,	"RCR8m1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a000001bULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #2162 = RCR8m1
6347  { 2163,	5,	0,	0,	0,	"RCR8mCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a400001bULL, ImplicitList48, ImplicitList1, OperandInfo38 },  // Inst #2163 = RCR8mCL
6348  { 2164,	6,	0,	0,	0,	"RCR8mi", 0|(1<<MCID::UnmodeledSideEffects), 0x18000401bULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2164 = RCR8mi
6349  { 2165,	2,	1,	0,	0,	"RCR8r1", 0|(1<<MCID::UnmodeledSideEffects), 0x1a0000013ULL, NULL, ImplicitList1, OperandInfo112 },  // Inst #2165 = RCR8r1
6350  { 2166,	2,	1,	0,	0,	"RCR8rCL", 0|(1<<MCID::UnmodeledSideEffects), 0x1a4000013ULL, ImplicitList48, ImplicitList1, OperandInfo112 },  // Inst #2166 = RCR8rCL
6351  { 2167,	3,	1,	0,	0,	"RCR8ri", 0|(1<<MCID::UnmodeledSideEffects), 0x180004013ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #2167 = RCR8ri
6352  { 2168,	1,	1,	0,	0,	"RDFSBASE", 0|(1<<MCID::UnmodeledSideEffects), 0x15c000c10ULL, NULL, NULL, OperandInfo72 },  // Inst #2168 = RDFSBASE
6353  { 2169,	1,	1,	0,	0,	"RDFSBASE64", 0|(1<<MCID::UnmodeledSideEffects), 0x15c002c10ULL, NULL, NULL, OperandInfo74 },  // Inst #2169 = RDFSBASE64
6354  { 2170,	1,	1,	0,	0,	"RDGSBASE", 0|(1<<MCID::UnmodeledSideEffects), 0x15c000c11ULL, NULL, NULL, OperandInfo72 },  // Inst #2170 = RDGSBASE
6355  { 2171,	1,	1,	0,	0,	"RDGSBASE64", 0|(1<<MCID::UnmodeledSideEffects), 0x15c002c11ULL, NULL, NULL, OperandInfo74 },  // Inst #2171 = RDGSBASE64
6356  { 2172,	0,	0,	0,	0,	"RDMSR", 0|(1<<MCID::UnmodeledSideEffects), 0x64000101ULL, NULL, NULL, 0 },  // Inst #2172 = RDMSR
6357  { 2173,	0,	0,	0,	0,	"RDPMC", 0|(1<<MCID::UnmodeledSideEffects), 0x66000101ULL, NULL, NULL, 0 },  // Inst #2173 = RDPMC
6358  { 2174,	1,	1,	0,	0,	"RDRAND16r", 0|(1<<MCID::UnmodeledSideEffects), 0x18e000156ULL, NULL, ImplicitList1, OperandInfo113 },  // Inst #2174 = RDRAND16r
6359  { 2175,	1,	1,	0,	0,	"RDRAND32r", 0|(1<<MCID::UnmodeledSideEffects), 0x18e000116ULL, NULL, ImplicitList1, OperandInfo72 },  // Inst #2175 = RDRAND32r
6360  { 2176,	1,	1,	0,	0,	"RDRAND64r", 0|(1<<MCID::UnmodeledSideEffects), 0x18e002116ULL, NULL, ImplicitList1, OperandInfo74 },  // Inst #2176 = RDRAND64r
6361  { 2177,	0,	0,	0,	0,	"RDTSC", 0|(1<<MCID::UnmodeledSideEffects), 0x62000101ULL, NULL, ImplicitList19, 0 },  // Inst #2177 = RDTSC
6362  { 2178,	0,	0,	0,	0,	"RDTSCP", 0|(1<<MCID::UnmodeledSideEffects), 0x200012aULL, NULL, ImplicitList49, 0 },  // Inst #2178 = RDTSCP
6363  { 2179,	6,	0,	0,	0,	"RELEASE_MOV16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo16 },  // Inst #2179 = RELEASE_MOV16mr
6364  { 2180,	6,	0,	0,	0,	"RELEASE_MOV32mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo20 },  // Inst #2180 = RELEASE_MOV32mr
6365  { 2181,	6,	0,	0,	0,	"RELEASE_MOV64mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo24 },  // Inst #2181 = RELEASE_MOV64mr
6366  { 2182,	6,	0,	0,	0,	"RELEASE_MOV8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x0ULL, NULL, NULL, OperandInfo28 },  // Inst #2182 = RELEASE_MOV8mr
6367  { 2183,	0,	0,	0,	0,	"REPNE_PREFIX", 0|(1<<MCID::UnmodeledSideEffects), 0x1e4000001ULL, ImplicitList45, ImplicitList25, 0 },  // Inst #2183 = REPNE_PREFIX
6368  { 2184,	0,	0,	0,	0,	"REP_MOVSB", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x148000201ULL, ImplicitList50, ImplicitList50, 0 },  // Inst #2184 = REP_MOVSB
6369  { 2185,	0,	0,	0,	0,	"REP_MOVSD", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x14a000201ULL, ImplicitList50, ImplicitList50, 0 },  // Inst #2185 = REP_MOVSD
6370  { 2186,	0,	0,	0,	0,	"REP_MOVSQ", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x14a002201ULL, ImplicitList51, ImplicitList51, 0 },  // Inst #2186 = REP_MOVSQ
6371  { 2187,	0,	0,	0,	0,	"REP_MOVSW", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x14a000241ULL, ImplicitList50, ImplicitList50, 0 },  // Inst #2187 = REP_MOVSW
6372  { 2188,	0,	0,	0,	0,	"REP_PREFIX", 0|(1<<MCID::UnmodeledSideEffects), 0x1e6000001ULL, ImplicitList45, ImplicitList25, 0 },  // Inst #2188 = REP_PREFIX
6373  { 2189,	0,	0,	0,	0,	"REP_STOSB", 0|(1<<MCID::MayStore), 0x154000201ULL, ImplicitList52, ImplicitList53, 0 },  // Inst #2189 = REP_STOSB
6374  { 2190,	0,	0,	0,	0,	"REP_STOSD", 0|(1<<MCID::MayStore), 0x156000201ULL, ImplicitList54, ImplicitList53, 0 },  // Inst #2190 = REP_STOSD
6375  { 2191,	0,	0,	0,	0,	"REP_STOSQ", 0|(1<<MCID::MayStore), 0x156002201ULL, ImplicitList55, ImplicitList56, 0 },  // Inst #2191 = REP_STOSQ
6376  { 2192,	0,	0,	0,	0,	"REP_STOSW", 0|(1<<MCID::MayStore), 0x156000241ULL, ImplicitList57, ImplicitList53, 0 },  // Inst #2192 = REP_STOSW
6377  { 2193,	0,	0,	0,	0,	"RET", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::Variadic), 0x1860e0001ULL, NULL, NULL, 0 },  // Inst #2193 = RET
6378  { 2194,	1,	0,	0,	0,	"RETI", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::Variadic), 0x1840ec001ULL, NULL, NULL, OperandInfo2 },  // Inst #2194 = RETI
6379  { 2195,	1,	0,	0,	0,	"RETIW", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x1840ec041ULL, NULL, NULL, OperandInfo2 },  // Inst #2195 = RETIW
6380  { 2196,	0,	0,	0,	0,	"REX64_PREFIX", 0|(1<<MCID::UnmodeledSideEffects), 0x90000001ULL, NULL, NULL, 0 },  // Inst #2196 = REX64_PREFIX
6381  { 2197,	5,	0,	0,	0,	"ROL16m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a2000058ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #2197 = ROL16m1
6382  { 2198,	5,	0,	0,	0,	"ROL16mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a6000058ULL, ImplicitList48, ImplicitList1, OperandInfo38 },  // Inst #2198 = ROL16mCL
6383  { 2199,	6,	0,	0,	0,	"ROL16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x182004058ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2199 = ROL16mi
6384  { 2200,	2,	1,	0,	0,	"ROL16r1", 0, 0x1a2000050ULL, NULL, ImplicitList1, OperandInfo111 },  // Inst #2200 = ROL16r1
6385  { 2201,	2,	1,	0,	0,	"ROL16rCL", 0, 0x1a6000050ULL, ImplicitList48, ImplicitList1, OperandInfo111 },  // Inst #2201 = ROL16rCL
6386  { 2202,	3,	1,	0,	0,	"ROL16ri", 0, 0x182004050ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #2202 = ROL16ri
6387  { 2203,	5,	0,	0,	0,	"ROL32m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a2000018ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #2203 = ROL32m1
6388  { 2204,	5,	0,	0,	0,	"ROL32mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a6000018ULL, ImplicitList48, ImplicitList1, OperandInfo38 },  // Inst #2204 = ROL32mCL
6389  { 2205,	6,	0,	0,	0,	"ROL32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x182004018ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2205 = ROL32mi
6390  { 2206,	2,	1,	0,	0,	"ROL32r1", 0, 0x1a2000010ULL, NULL, ImplicitList1, OperandInfo67 },  // Inst #2206 = ROL32r1
6391  { 2207,	2,	1,	0,	0,	"ROL32rCL", 0, 0x1a6000010ULL, ImplicitList48, ImplicitList1, OperandInfo67 },  // Inst #2207 = ROL32rCL
6392  { 2208,	3,	1,	0,	0,	"ROL32ri", 0, 0x182004010ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #2208 = ROL32ri
6393  { 2209,	5,	0,	0,	0,	"ROL64m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a2002018ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #2209 = ROL64m1
6394  { 2210,	5,	0,	0,	0,	"ROL64mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a6002018ULL, ImplicitList48, ImplicitList1, OperandInfo38 },  // Inst #2210 = ROL64mCL
6395  { 2211,	6,	0,	0,	0,	"ROL64mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x182006018ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2211 = ROL64mi
6396  { 2212,	2,	1,	0,	0,	"ROL64r1", 0, 0x1a2002010ULL, NULL, ImplicitList1, OperandInfo68 },  // Inst #2212 = ROL64r1
6397  { 2213,	2,	1,	0,	0,	"ROL64rCL", 0, 0x1a6002010ULL, ImplicitList48, ImplicitList1, OperandInfo68 },  // Inst #2213 = ROL64rCL
6398  { 2214,	3,	1,	0,	0,	"ROL64ri", 0, 0x182006010ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #2214 = ROL64ri
6399  { 2215,	5,	0,	0,	0,	"ROL8m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a0000018ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #2215 = ROL8m1
6400  { 2216,	5,	0,	0,	0,	"ROL8mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a4000018ULL, ImplicitList48, ImplicitList1, OperandInfo38 },  // Inst #2216 = ROL8mCL
6401  { 2217,	6,	0,	0,	0,	"ROL8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x180004018ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2217 = ROL8mi
6402  { 2218,	2,	1,	0,	0,	"ROL8r1", 0, 0x1a0000010ULL, NULL, ImplicitList1, OperandInfo112 },  // Inst #2218 = ROL8r1
6403  { 2219,	2,	1,	0,	0,	"ROL8rCL", 0, 0x1a4000010ULL, ImplicitList48, ImplicitList1, OperandInfo112 },  // Inst #2219 = ROL8rCL
6404  { 2220,	3,	1,	0,	0,	"ROL8ri", 0, 0x180004010ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #2220 = ROL8ri
6405  { 2221,	5,	0,	0,	0,	"ROR16m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a2000059ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #2221 = ROR16m1
6406  { 2222,	5,	0,	0,	0,	"ROR16mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a6000059ULL, ImplicitList48, ImplicitList1, OperandInfo38 },  // Inst #2222 = ROR16mCL
6407  { 2223,	6,	0,	0,	0,	"ROR16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x182004059ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2223 = ROR16mi
6408  { 2224,	2,	1,	0,	0,	"ROR16r1", 0, 0x1a2000051ULL, NULL, ImplicitList1, OperandInfo111 },  // Inst #2224 = ROR16r1
6409  { 2225,	2,	1,	0,	0,	"ROR16rCL", 0, 0x1a6000051ULL, ImplicitList48, ImplicitList1, OperandInfo111 },  // Inst #2225 = ROR16rCL
6410  { 2226,	3,	1,	0,	0,	"ROR16ri", 0, 0x182004051ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #2226 = ROR16ri
6411  { 2227,	5,	0,	0,	0,	"ROR32m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a2000019ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #2227 = ROR32m1
6412  { 2228,	5,	0,	0,	0,	"ROR32mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a6000019ULL, ImplicitList48, ImplicitList1, OperandInfo38 },  // Inst #2228 = ROR32mCL
6413  { 2229,	6,	0,	0,	0,	"ROR32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x182004019ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2229 = ROR32mi
6414  { 2230,	2,	1,	0,	0,	"ROR32r1", 0, 0x1a2000011ULL, NULL, ImplicitList1, OperandInfo67 },  // Inst #2230 = ROR32r1
6415  { 2231,	2,	1,	0,	0,	"ROR32rCL", 0, 0x1a6000011ULL, ImplicitList48, ImplicitList1, OperandInfo67 },  // Inst #2231 = ROR32rCL
6416  { 2232,	3,	1,	0,	0,	"ROR32ri", 0, 0x182004011ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #2232 = ROR32ri
6417  { 2233,	5,	0,	0,	0,	"ROR64m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a2002019ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #2233 = ROR64m1
6418  { 2234,	5,	0,	0,	0,	"ROR64mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a6002019ULL, ImplicitList48, ImplicitList1, OperandInfo38 },  // Inst #2234 = ROR64mCL
6419  { 2235,	6,	0,	0,	0,	"ROR64mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x182006019ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2235 = ROR64mi
6420  { 2236,	2,	1,	0,	0,	"ROR64r1", 0, 0x1a2002011ULL, NULL, ImplicitList1, OperandInfo68 },  // Inst #2236 = ROR64r1
6421  { 2237,	2,	1,	0,	0,	"ROR64rCL", 0, 0x1a6002011ULL, ImplicitList48, ImplicitList1, OperandInfo68 },  // Inst #2237 = ROR64rCL
6422  { 2238,	3,	1,	0,	0,	"ROR64ri", 0, 0x182006011ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #2238 = ROR64ri
6423  { 2239,	5,	0,	0,	0,	"ROR8m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a0000019ULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #2239 = ROR8m1
6424  { 2240,	5,	0,	0,	0,	"ROR8mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a4000019ULL, ImplicitList48, ImplicitList1, OperandInfo38 },  // Inst #2240 = ROR8mCL
6425  { 2241,	6,	0,	0,	0,	"ROR8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x180004019ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2241 = ROR8mi
6426  { 2242,	2,	1,	0,	0,	"ROR8r1", 0, 0x1a0000011ULL, NULL, ImplicitList1, OperandInfo112 },  // Inst #2242 = ROR8r1
6427  { 2243,	2,	1,	0,	0,	"ROR8rCL", 0, 0x1a4000011ULL, ImplicitList48, ImplicitList1, OperandInfo112 },  // Inst #2243 = ROR8rCL
6428  { 2244,	3,	1,	0,	0,	"ROR8ri", 0, 0x180004011ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #2244 = ROR8ri
6429  { 2245,	7,	1,	0,	0,	"ROUNDPDm", 0|(1<<MCID::MayLoad), 0x13804e46ULL, NULL, NULL, OperandInfo49 },  // Inst #2245 = ROUNDPDm
6430  { 2246,	3,	1,	0,	0,	"ROUNDPDr", 0, 0x13804e45ULL, NULL, NULL, OperandInfo50 },  // Inst #2246 = ROUNDPDr
6431  { 2247,	7,	1,	0,	0,	"ROUNDPSm", 0|(1<<MCID::MayLoad), 0x10004e46ULL, NULL, NULL, OperandInfo49 },  // Inst #2247 = ROUNDPSm
6432  { 2248,	3,	1,	0,	0,	"ROUNDPSr", 0, 0x11804e45ULL, NULL, NULL, OperandInfo50 },  // Inst #2248 = ROUNDPSr
6433  { 2249,	8,	1,	0,	0,	"ROUNDSDm", 0|(1<<MCID::MayLoad), 0x17804e46ULL, NULL, NULL, OperandInfo63 },  // Inst #2249 = ROUNDSDm
6434  { 2250,	4,	1,	0,	0,	"ROUNDSDr", 0, 0x17804e45ULL, NULL, NULL, OperandInfo64 },  // Inst #2250 = ROUNDSDr
6435  { 2251,	8,	1,	0,	0,	"ROUNDSSm", 0|(1<<MCID::MayLoad), 0x15804e46ULL, NULL, NULL, OperandInfo63 },  // Inst #2251 = ROUNDSSm
6436  { 2252,	4,	1,	0,	0,	"ROUNDSSr", 0, 0x15804e45ULL, NULL, NULL, OperandInfo64 },  // Inst #2252 = ROUNDSSr
6437  { 2253,	0,	0,	0,	0,	"RSM", 0|(1<<MCID::UnmodeledSideEffects), 0x154000101ULL, NULL, NULL, 0 },  // Inst #2253 = RSM
6438  { 2254,	6,	1,	0,	0,	"RSQRTPSm", 0|(1<<MCID::MayLoad), 0xa4800106ULL, NULL, NULL, OperandInfo47 },  // Inst #2254 = RSQRTPSm
6439  { 2255,	6,	1,	0,	0,	"RSQRTPSm_Int", 0|(1<<MCID::MayLoad), 0xa4800106ULL, NULL, NULL, OperandInfo47 },  // Inst #2255 = RSQRTPSm_Int
6440  { 2256,	2,	1,	0,	0,	"RSQRTPSr", 0, 0xa4800105ULL, NULL, NULL, OperandInfo48 },  // Inst #2256 = RSQRTPSr
6441  { 2257,	2,	1,	0,	0,	"RSQRTPSr_Int", 0, 0xa4800105ULL, NULL, NULL, OperandInfo48 },  // Inst #2257 = RSQRTPSr_Int
6442  { 2258,	6,	1,	0,	0,	"RSQRTSSm", 0|(1<<MCID::MayLoad), 0xa4000c06ULL, NULL, NULL, OperandInfo99 },  // Inst #2258 = RSQRTSSm
6443  { 2259,	6,	1,	0,	0,	"RSQRTSSm_Int", 0|(1<<MCID::MayLoad), 0xa4000c06ULL, NULL, NULL, OperandInfo47 },  // Inst #2259 = RSQRTSSm_Int
6444  { 2260,	2,	1,	0,	0,	"RSQRTSSr", 0, 0xa4000c05ULL, NULL, NULL, OperandInfo124 },  // Inst #2260 = RSQRTSSr
6445  { 2261,	2,	1,	0,	0,	"RSQRTSSr_Int", 0, 0xa4000c05ULL, NULL, NULL, OperandInfo48 },  // Inst #2261 = RSQRTSSr_Int
6446  { 2262,	0,	0,	0,	0,	"SAHF", 0, 0x13c000001ULL, ImplicitList27, ImplicitList1, 0 },  // Inst #2262 = SAHF
6447  { 2263,	5,	0,	0,	0,	"SAR16m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a200005fULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #2263 = SAR16m1
6448  { 2264,	5,	0,	0,	0,	"SAR16mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a600005fULL, ImplicitList48, ImplicitList1, OperandInfo38 },  // Inst #2264 = SAR16mCL
6449  { 2265,	6,	0,	0,	0,	"SAR16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x18200405fULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2265 = SAR16mi
6450  { 2266,	2,	1,	0,	0,	"SAR16r1", 0, 0x1a2000057ULL, NULL, ImplicitList1, OperandInfo111 },  // Inst #2266 = SAR16r1
6451  { 2267,	2,	1,	0,	0,	"SAR16rCL", 0, 0x1a6000057ULL, ImplicitList48, ImplicitList1, OperandInfo111 },  // Inst #2267 = SAR16rCL
6452  { 2268,	3,	1,	0,	0,	"SAR16ri", 0, 0x182004057ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #2268 = SAR16ri
6453  { 2269,	5,	0,	0,	0,	"SAR32m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a200001fULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #2269 = SAR32m1
6454  { 2270,	5,	0,	0,	0,	"SAR32mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a600001fULL, ImplicitList48, ImplicitList1, OperandInfo38 },  // Inst #2270 = SAR32mCL
6455  { 2271,	6,	0,	0,	0,	"SAR32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x18200401fULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2271 = SAR32mi
6456  { 2272,	2,	1,	0,	0,	"SAR32r1", 0, 0x1a2000017ULL, NULL, ImplicitList1, OperandInfo67 },  // Inst #2272 = SAR32r1
6457  { 2273,	2,	1,	0,	0,	"SAR32rCL", 0, 0x1a6000017ULL, ImplicitList48, ImplicitList1, OperandInfo67 },  // Inst #2273 = SAR32rCL
6458  { 2274,	3,	1,	0,	0,	"SAR32ri", 0, 0x182004017ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #2274 = SAR32ri
6459  { 2275,	5,	0,	0,	0,	"SAR64m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a200201fULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #2275 = SAR64m1
6460  { 2276,	5,	0,	0,	0,	"SAR64mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a600201fULL, ImplicitList48, ImplicitList1, OperandInfo38 },  // Inst #2276 = SAR64mCL
6461  { 2277,	6,	0,	0,	0,	"SAR64mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x18200601fULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2277 = SAR64mi
6462  { 2278,	2,	1,	0,	0,	"SAR64r1", 0, 0x1a2002017ULL, NULL, ImplicitList1, OperandInfo68 },  // Inst #2278 = SAR64r1
6463  { 2279,	2,	1,	0,	0,	"SAR64rCL", 0, 0x1a6002017ULL, ImplicitList48, ImplicitList1, OperandInfo68 },  // Inst #2279 = SAR64rCL
6464  { 2280,	3,	1,	0,	0,	"SAR64ri", 0, 0x182006017ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #2280 = SAR64ri
6465  { 2281,	5,	0,	0,	0,	"SAR8m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a000001fULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #2281 = SAR8m1
6466  { 2282,	5,	0,	0,	0,	"SAR8mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a400001fULL, ImplicitList48, ImplicitList1, OperandInfo38 },  // Inst #2282 = SAR8mCL
6467  { 2283,	6,	0,	0,	0,	"SAR8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x18000401fULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2283 = SAR8mi
6468  { 2284,	2,	1,	0,	0,	"SAR8r1", 0, 0x1a0000017ULL, NULL, ImplicitList1, OperandInfo112 },  // Inst #2284 = SAR8r1
6469  { 2285,	2,	1,	0,	0,	"SAR8rCL", 0, 0x1a4000017ULL, ImplicitList48, ImplicitList1, OperandInfo112 },  // Inst #2285 = SAR8rCL
6470  { 2286,	3,	1,	0,	0,	"SAR8ri", 0, 0x180004017ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #2286 = SAR8ri
6471  { 2287,	1,	0,	0,	0,	"SBB16i16", 0|(1<<MCID::UnmodeledSideEffects), 0x3a00c041ULL, ImplicitList1, ImplicitList1, OperandInfo2 },  // Inst #2287 = SBB16i16
6472  { 2288,	6,	0,	0,	0,	"SBB16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10200c05bULL, ImplicitList1, ImplicitList1, OperandInfo15 },  // Inst #2288 = SBB16mi
6473  { 2289,	6,	0,	0,	0,	"SBB16mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10600405bULL, ImplicitList1, ImplicitList1, OperandInfo15 },  // Inst #2289 = SBB16mi8
6474  { 2290,	6,	0,	0,	0,	"SBB16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x32000044ULL, ImplicitList1, ImplicitList1, OperandInfo16 },  // Inst #2290 = SBB16mr
6475  { 2291,	3,	1,	0,	0,	"SBB16ri", 0, 0x10200c053ULL, ImplicitList1, ImplicitList1, OperandInfo17 },  // Inst #2291 = SBB16ri
6476  { 2292,	3,	1,	0,	0,	"SBB16ri8", 0, 0x106004053ULL, ImplicitList1, ImplicitList1, OperandInfo17 },  // Inst #2292 = SBB16ri8
6477  { 2293,	7,	1,	0,	0,	"SBB16rm", 0|(1<<MCID::MayLoad), 0x36000046ULL, ImplicitList1, ImplicitList1, OperandInfo18 },  // Inst #2293 = SBB16rm
6478  { 2294,	3,	1,	0,	0,	"SBB16rr", 0, 0x32000043ULL, ImplicitList1, ImplicitList1, OperandInfo19 },  // Inst #2294 = SBB16rr
6479  { 2295,	3,	1,	0,	0,	"SBB16rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x36000045ULL, ImplicitList1, ImplicitList1, OperandInfo19 },  // Inst #2295 = SBB16rr_REV
6480  { 2296,	1,	0,	0,	0,	"SBB32i32", 0|(1<<MCID::UnmodeledSideEffects), 0x3a014001ULL, ImplicitList1, ImplicitList1, OperandInfo2 },  // Inst #2296 = SBB32i32
6481  { 2297,	6,	0,	0,	0,	"SBB32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10201401bULL, ImplicitList1, ImplicitList1, OperandInfo15 },  // Inst #2297 = SBB32mi
6482  { 2298,	6,	0,	0,	0,	"SBB32mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10600401bULL, ImplicitList1, ImplicitList1, OperandInfo15 },  // Inst #2298 = SBB32mi8
6483  { 2299,	6,	0,	0,	0,	"SBB32mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x32000004ULL, ImplicitList1, ImplicitList1, OperandInfo20 },  // Inst #2299 = SBB32mr
6484  { 2300,	3,	1,	0,	0,	"SBB32ri", 0, 0x102014013ULL, ImplicitList1, ImplicitList1, OperandInfo21 },  // Inst #2300 = SBB32ri
6485  { 2301,	3,	1,	0,	0,	"SBB32ri8", 0, 0x106004013ULL, ImplicitList1, ImplicitList1, OperandInfo21 },  // Inst #2301 = SBB32ri8
6486  { 2302,	7,	1,	0,	0,	"SBB32rm", 0|(1<<MCID::MayLoad), 0x36000006ULL, ImplicitList1, ImplicitList1, OperandInfo22 },  // Inst #2302 = SBB32rm
6487  { 2303,	3,	1,	0,	0,	"SBB32rr", 0, 0x32000003ULL, ImplicitList1, ImplicitList1, OperandInfo23 },  // Inst #2303 = SBB32rr
6488  { 2304,	3,	1,	0,	0,	"SBB32rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x36000005ULL, ImplicitList1, ImplicitList1, OperandInfo23 },  // Inst #2304 = SBB32rr_REV
6489  { 2305,	1,	0,	0,	0,	"SBB64i32", 0|(1<<MCID::UnmodeledSideEffects), 0x3a016001ULL, ImplicitList1, ImplicitList1, OperandInfo2 },  // Inst #2305 = SBB64i32
6490  { 2306,	6,	0,	0,	0,	"SBB64mi32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10201601bULL, ImplicitList1, ImplicitList1, OperandInfo15 },  // Inst #2306 = SBB64mi32
6491  { 2307,	6,	0,	0,	0,	"SBB64mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10600601bULL, ImplicitList1, ImplicitList1, OperandInfo15 },  // Inst #2307 = SBB64mi8
6492  { 2308,	6,	0,	0,	0,	"SBB64mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x32002004ULL, ImplicitList1, ImplicitList1, OperandInfo24 },  // Inst #2308 = SBB64mr
6493  { 2309,	3,	1,	0,	0,	"SBB64ri32", 0, 0x102016013ULL, ImplicitList1, ImplicitList1, OperandInfo25 },  // Inst #2309 = SBB64ri32
6494  { 2310,	3,	1,	0,	0,	"SBB64ri8", 0, 0x106006013ULL, ImplicitList1, ImplicitList1, OperandInfo25 },  // Inst #2310 = SBB64ri8
6495  { 2311,	7,	1,	0,	0,	"SBB64rm", 0|(1<<MCID::MayLoad), 0x36002006ULL, ImplicitList1, ImplicitList1, OperandInfo26 },  // Inst #2311 = SBB64rm
6496  { 2312,	3,	1,	0,	0,	"SBB64rr", 0, 0x32002003ULL, ImplicitList1, ImplicitList1, OperandInfo27 },  // Inst #2312 = SBB64rr
6497  { 2313,	3,	1,	0,	0,	"SBB64rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x36002005ULL, ImplicitList1, ImplicitList1, OperandInfo27 },  // Inst #2313 = SBB64rr_REV
6498  { 2314,	1,	0,	0,	0,	"SBB8i8", 0|(1<<MCID::UnmodeledSideEffects), 0x38004001ULL, ImplicitList1, ImplicitList1, OperandInfo2 },  // Inst #2314 = SBB8i8
6499  { 2315,	6,	0,	0,	0,	"SBB8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10000401bULL, ImplicitList1, ImplicitList1, OperandInfo15 },  // Inst #2315 = SBB8mi
6500  { 2316,	6,	0,	0,	0,	"SBB8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x30000004ULL, ImplicitList1, ImplicitList1, OperandInfo28 },  // Inst #2316 = SBB8mr
6501  { 2317,	3,	1,	0,	0,	"SBB8ri", 0, 0x100004013ULL, ImplicitList1, ImplicitList1, OperandInfo29 },  // Inst #2317 = SBB8ri
6502  { 2318,	7,	1,	0,	0,	"SBB8rm", 0|(1<<MCID::MayLoad), 0x34000006ULL, ImplicitList1, ImplicitList1, OperandInfo30 },  // Inst #2318 = SBB8rm
6503  { 2319,	3,	1,	0,	0,	"SBB8rr", 0, 0x30000003ULL, ImplicitList1, ImplicitList1, OperandInfo31 },  // Inst #2319 = SBB8rr
6504  { 2320,	3,	1,	0,	0,	"SBB8rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x34000005ULL, ImplicitList1, ImplicitList1, OperandInfo31 },  // Inst #2320 = SBB8rr_REV
6505  { 2321,	0,	0,	0,	0,	"SCAS16", 0|(1<<MCID::UnmodeledSideEffects), 0x15e000041ULL, NULL, NULL, 0 },  // Inst #2321 = SCAS16
6506  { 2322,	0,	0,	0,	0,	"SCAS32", 0|(1<<MCID::UnmodeledSideEffects), 0x15e000001ULL, NULL, NULL, 0 },  // Inst #2322 = SCAS32
6507  { 2323,	0,	0,	0,	0,	"SCAS64", 0|(1<<MCID::UnmodeledSideEffects), 0x15e002001ULL, NULL, NULL, 0 },  // Inst #2323 = SCAS64
6508  { 2324,	0,	0,	0,	0,	"SCAS8", 0|(1<<MCID::UnmodeledSideEffects), 0x15c000001ULL, NULL, NULL, 0 },  // Inst #2324 = SCAS8
6509  { 2325,	2,	1,	0,	0,	"SEG_ALLOCA_32", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList58, ImplicitList59, OperandInfo65 },  // Inst #2325 = SEG_ALLOCA_32
6510  { 2326,	2,	1,	0,	0,	"SEG_ALLOCA_64", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList60, ImplicitList61, OperandInfo66 },  // Inst #2326 = SEG_ALLOCA_64
6511  { 2327,	5,	0,	0,	0,	"SETAEm", 0|(1<<MCID::MayStore), 0x126000118ULL, ImplicitList1, NULL, OperandInfo38 },  // Inst #2327 = SETAEm
6512  { 2328,	1,	1,	0,	0,	"SETAEr", 0, 0x126000110ULL, ImplicitList1, NULL, OperandInfo114 },  // Inst #2328 = SETAEr
6513  { 2329,	5,	0,	0,	0,	"SETAm", 0|(1<<MCID::MayStore), 0x12e000118ULL, ImplicitList1, NULL, OperandInfo38 },  // Inst #2329 = SETAm
6514  { 2330,	1,	1,	0,	0,	"SETAr", 0, 0x12e000110ULL, ImplicitList1, NULL, OperandInfo114 },  // Inst #2330 = SETAr
6515  { 2331,	5,	0,	0,	0,	"SETBEm", 0|(1<<MCID::MayStore), 0x12c000118ULL, ImplicitList1, NULL, OperandInfo38 },  // Inst #2331 = SETBEm
6516  { 2332,	1,	1,	0,	0,	"SETBEr", 0, 0x12c000110ULL, ImplicitList1, NULL, OperandInfo114 },  // Inst #2332 = SETBEr
6517  { 2333,	1,	1,	0,	0,	"SETB_C16r", 0, 0x32000060ULL, ImplicitList1, ImplicitList1, OperandInfo113 },  // Inst #2333 = SETB_C16r
6518  { 2334,	1,	1,	0,	0,	"SETB_C32r", 0, 0x32000020ULL, ImplicitList1, ImplicitList1, OperandInfo72 },  // Inst #2334 = SETB_C32r
6519  { 2335,	1,	1,	0,	0,	"SETB_C64r", 0, 0x32002020ULL, ImplicitList1, ImplicitList1, OperandInfo74 },  // Inst #2335 = SETB_C64r
6520  { 2336,	1,	1,	0,	0,	"SETB_C8r", 0, 0x30000020ULL, ImplicitList1, ImplicitList1, OperandInfo114 },  // Inst #2336 = SETB_C8r
6521  { 2337,	5,	0,	0,	0,	"SETBm", 0|(1<<MCID::MayStore), 0x124000118ULL, ImplicitList1, NULL, OperandInfo38 },  // Inst #2337 = SETBm
6522  { 2338,	1,	1,	0,	0,	"SETBr", 0, 0x124000110ULL, ImplicitList1, NULL, OperandInfo114 },  // Inst #2338 = SETBr
6523  { 2339,	5,	0,	0,	0,	"SETEm", 0|(1<<MCID::MayStore), 0x128000118ULL, ImplicitList1, NULL, OperandInfo38 },  // Inst #2339 = SETEm
6524  { 2340,	1,	1,	0,	0,	"SETEr", 0, 0x128000110ULL, ImplicitList1, NULL, OperandInfo114 },  // Inst #2340 = SETEr
6525  { 2341,	5,	0,	0,	0,	"SETGEm", 0|(1<<MCID::MayStore), 0x13a000118ULL, ImplicitList1, NULL, OperandInfo38 },  // Inst #2341 = SETGEm
6526  { 2342,	1,	1,	0,	0,	"SETGEr", 0, 0x13a000110ULL, ImplicitList1, NULL, OperandInfo114 },  // Inst #2342 = SETGEr
6527  { 2343,	5,	0,	0,	0,	"SETGm", 0|(1<<MCID::MayStore), 0x13e000118ULL, ImplicitList1, NULL, OperandInfo38 },  // Inst #2343 = SETGm
6528  { 2344,	1,	1,	0,	0,	"SETGr", 0, 0x13e000110ULL, ImplicitList1, NULL, OperandInfo114 },  // Inst #2344 = SETGr
6529  { 2345,	5,	0,	0,	0,	"SETLEm", 0|(1<<MCID::MayStore), 0x13c000118ULL, ImplicitList1, NULL, OperandInfo38 },  // Inst #2345 = SETLEm
6530  { 2346,	1,	1,	0,	0,	"SETLEr", 0, 0x13c000110ULL, ImplicitList1, NULL, OperandInfo114 },  // Inst #2346 = SETLEr
6531  { 2347,	5,	0,	0,	0,	"SETLm", 0|(1<<MCID::MayStore), 0x138000118ULL, ImplicitList1, NULL, OperandInfo38 },  // Inst #2347 = SETLm
6532  { 2348,	1,	1,	0,	0,	"SETLr", 0, 0x138000110ULL, ImplicitList1, NULL, OperandInfo114 },  // Inst #2348 = SETLr
6533  { 2349,	5,	0,	0,	0,	"SETNEm", 0|(1<<MCID::MayStore), 0x12a000118ULL, ImplicitList1, NULL, OperandInfo38 },  // Inst #2349 = SETNEm
6534  { 2350,	1,	1,	0,	0,	"SETNEr", 0, 0x12a000110ULL, ImplicitList1, NULL, OperandInfo114 },  // Inst #2350 = SETNEr
6535  { 2351,	5,	0,	0,	0,	"SETNOm", 0|(1<<MCID::MayStore), 0x122000118ULL, ImplicitList1, NULL, OperandInfo38 },  // Inst #2351 = SETNOm
6536  { 2352,	1,	1,	0,	0,	"SETNOr", 0, 0x122000110ULL, ImplicitList1, NULL, OperandInfo114 },  // Inst #2352 = SETNOr
6537  { 2353,	5,	0,	0,	0,	"SETNPm", 0|(1<<MCID::MayStore), 0x136000118ULL, ImplicitList1, NULL, OperandInfo38 },  // Inst #2353 = SETNPm
6538  { 2354,	1,	1,	0,	0,	"SETNPr", 0, 0x136000110ULL, ImplicitList1, NULL, OperandInfo114 },  // Inst #2354 = SETNPr
6539  { 2355,	5,	0,	0,	0,	"SETNSm", 0|(1<<MCID::MayStore), 0x132000118ULL, ImplicitList1, NULL, OperandInfo38 },  // Inst #2355 = SETNSm
6540  { 2356,	1,	1,	0,	0,	"SETNSr", 0, 0x132000110ULL, ImplicitList1, NULL, OperandInfo114 },  // Inst #2356 = SETNSr
6541  { 2357,	5,	0,	0,	0,	"SETOm", 0|(1<<MCID::MayStore), 0x120000118ULL, ImplicitList1, NULL, OperandInfo38 },  // Inst #2357 = SETOm
6542  { 2358,	1,	1,	0,	0,	"SETOr", 0, 0x120000110ULL, ImplicitList1, NULL, OperandInfo114 },  // Inst #2358 = SETOr
6543  { 2359,	5,	0,	0,	0,	"SETPm", 0|(1<<MCID::MayStore), 0x134000118ULL, ImplicitList1, NULL, OperandInfo38 },  // Inst #2359 = SETPm
6544  { 2360,	1,	1,	0,	0,	"SETPr", 0, 0x134000110ULL, ImplicitList1, NULL, OperandInfo114 },  // Inst #2360 = SETPr
6545  { 2361,	5,	0,	0,	0,	"SETSm", 0|(1<<MCID::MayStore), 0x130000118ULL, ImplicitList1, NULL, OperandInfo38 },  // Inst #2361 = SETSm
6546  { 2362,	1,	1,	0,	0,	"SETSr", 0, 0x130000110ULL, ImplicitList1, NULL, OperandInfo114 },  // Inst #2362 = SETSr
6547  { 2363,	0,	0,	0,	0,	"SFENCE", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x15c000129ULL, NULL, NULL, 0 },  // Inst #2363 = SFENCE
6548  { 2364,	5,	1,	0,	0,	"SGDT16m", 0|(1<<MCID::UnmodeledSideEffects), 0x2000158ULL, NULL, NULL, OperandInfo38 },  // Inst #2364 = SGDT16m
6549  { 2365,	5,	1,	0,	0,	"SGDTm", 0|(1<<MCID::UnmodeledSideEffects), 0x2000118ULL, NULL, NULL, OperandInfo38 },  // Inst #2365 = SGDTm
6550  { 2366,	5,	0,	0,	0,	"SHL16m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a200005cULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #2366 = SHL16m1
6551  { 2367,	5,	0,	0,	0,	"SHL16mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a600005cULL, ImplicitList48, ImplicitList1, OperandInfo38 },  // Inst #2367 = SHL16mCL
6552  { 2368,	6,	0,	0,	0,	"SHL16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x18200405cULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2368 = SHL16mi
6553  { 2369,	2,	1,	0,	0,	"SHL16r1", 0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::UnmodeledSideEffects), 0x1a2000054ULL, NULL, ImplicitList1, OperandInfo111 },  // Inst #2369 = SHL16r1
6554  { 2370,	2,	1,	0,	0,	"SHL16rCL", 0, 0x1a6000054ULL, ImplicitList48, ImplicitList1, OperandInfo111 },  // Inst #2370 = SHL16rCL
6555  { 2371,	3,	1,	0,	0,	"SHL16ri", 0|(1<<MCID::ConvertibleTo3Addr), 0x182004054ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #2371 = SHL16ri
6556  { 2372,	5,	0,	0,	0,	"SHL32m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a200001cULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #2372 = SHL32m1
6557  { 2373,	5,	0,	0,	0,	"SHL32mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a600001cULL, ImplicitList48, ImplicitList1, OperandInfo38 },  // Inst #2373 = SHL32mCL
6558  { 2374,	6,	0,	0,	0,	"SHL32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x18200401cULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2374 = SHL32mi
6559  { 2375,	2,	1,	0,	0,	"SHL32r1", 0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::UnmodeledSideEffects), 0x1a2000014ULL, NULL, ImplicitList1, OperandInfo67 },  // Inst #2375 = SHL32r1
6560  { 2376,	2,	1,	0,	0,	"SHL32rCL", 0, 0x1a6000014ULL, ImplicitList48, ImplicitList1, OperandInfo67 },  // Inst #2376 = SHL32rCL
6561  { 2377,	3,	1,	0,	0,	"SHL32ri", 0|(1<<MCID::ConvertibleTo3Addr), 0x182004014ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #2377 = SHL32ri
6562  { 2378,	5,	0,	0,	0,	"SHL64m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a200201cULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #2378 = SHL64m1
6563  { 2379,	5,	0,	0,	0,	"SHL64mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a600201cULL, ImplicitList48, ImplicitList1, OperandInfo38 },  // Inst #2379 = SHL64mCL
6564  { 2380,	6,	0,	0,	0,	"SHL64mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x18200601cULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2380 = SHL64mi
6565  { 2381,	2,	1,	0,	0,	"SHL64r1", 0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::UnmodeledSideEffects), 0x1a2002014ULL, NULL, ImplicitList1, OperandInfo68 },  // Inst #2381 = SHL64r1
6566  { 2382,	2,	1,	0,	0,	"SHL64rCL", 0, 0x1a6002014ULL, ImplicitList48, ImplicitList1, OperandInfo68 },  // Inst #2382 = SHL64rCL
6567  { 2383,	3,	1,	0,	0,	"SHL64ri", 0|(1<<MCID::ConvertibleTo3Addr), 0x182006014ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #2383 = SHL64ri
6568  { 2384,	5,	0,	0,	0,	"SHL8m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a000001cULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #2384 = SHL8m1
6569  { 2385,	5,	0,	0,	0,	"SHL8mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a400001cULL, ImplicitList48, ImplicitList1, OperandInfo38 },  // Inst #2385 = SHL8mCL
6570  { 2386,	6,	0,	0,	0,	"SHL8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x18000401cULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2386 = SHL8mi
6571  { 2387,	2,	1,	0,	0,	"SHL8r1", 0|(1<<MCID::ConvertibleTo3Addr)|(1<<MCID::UnmodeledSideEffects), 0x1a0000014ULL, NULL, ImplicitList1, OperandInfo112 },  // Inst #2387 = SHL8r1
6572  { 2388,	2,	1,	0,	0,	"SHL8rCL", 0, 0x1a4000014ULL, ImplicitList48, ImplicitList1, OperandInfo112 },  // Inst #2388 = SHL8rCL
6573  { 2389,	3,	1,	0,	0,	"SHL8ri", 0, 0x180004014ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #2389 = SHL8ri
6574  { 2390,	6,	0,	0,	0,	"SHLD16mrCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x14a000144ULL, ImplicitList48, ImplicitList1, OperandInfo16 },  // Inst #2390 = SHLD16mrCL
6575  { 2391,	7,	0,	0,	0,	"SHLD16mri8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x148004144ULL, NULL, ImplicitList1, OperandInfo204 },  // Inst #2391 = SHLD16mri8
6576  { 2392,	3,	1,	0,	0,	"SHLD16rrCL", 0, 0x14a000143ULL, ImplicitList48, ImplicitList1, OperandInfo19 },  // Inst #2392 = SHLD16rrCL
6577  { 2393,	4,	1,	0,	0,	"SHLD16rri8", 0|(1<<MCID::Commutable), 0x148004143ULL, NULL, ImplicitList1, OperandInfo205 },  // Inst #2393 = SHLD16rri8
6578  { 2394,	6,	0,	0,	0,	"SHLD32mrCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x14a000104ULL, ImplicitList48, ImplicitList1, OperandInfo20 },  // Inst #2394 = SHLD32mrCL
6579  { 2395,	7,	0,	0,	0,	"SHLD32mri8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x148004104ULL, NULL, ImplicitList1, OperandInfo206 },  // Inst #2395 = SHLD32mri8
6580  { 2396,	3,	1,	0,	0,	"SHLD32rrCL", 0, 0x14a000103ULL, ImplicitList48, ImplicitList1, OperandInfo23 },  // Inst #2396 = SHLD32rrCL
6581  { 2397,	4,	1,	0,	0,	"SHLD32rri8", 0|(1<<MCID::Commutable), 0x148004103ULL, NULL, ImplicitList1, OperandInfo207 },  // Inst #2397 = SHLD32rri8
6582  { 2398,	6,	0,	0,	0,	"SHLD64mrCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x14a002104ULL, ImplicitList48, ImplicitList1, OperandInfo24 },  // Inst #2398 = SHLD64mrCL
6583  { 2399,	7,	0,	0,	0,	"SHLD64mri8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x148006104ULL, NULL, ImplicitList1, OperandInfo208 },  // Inst #2399 = SHLD64mri8
6584  { 2400,	3,	1,	0,	0,	"SHLD64rrCL", 0, 0x14a002103ULL, ImplicitList48, ImplicitList1, OperandInfo27 },  // Inst #2400 = SHLD64rrCL
6585  { 2401,	4,	1,	0,	0,	"SHLD64rri8", 0|(1<<MCID::Commutable), 0x148006103ULL, NULL, ImplicitList1, OperandInfo209 },  // Inst #2401 = SHLD64rri8
6586  { 2402,	5,	0,	0,	0,	"SHR16m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a200005dULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #2402 = SHR16m1
6587  { 2403,	5,	0,	0,	0,	"SHR16mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a600005dULL, ImplicitList48, ImplicitList1, OperandInfo38 },  // Inst #2403 = SHR16mCL
6588  { 2404,	6,	0,	0,	0,	"SHR16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x18200405dULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2404 = SHR16mi
6589  { 2405,	2,	1,	0,	0,	"SHR16r1", 0, 0x1a2000055ULL, NULL, ImplicitList1, OperandInfo111 },  // Inst #2405 = SHR16r1
6590  { 2406,	2,	1,	0,	0,	"SHR16rCL", 0, 0x1a6000055ULL, ImplicitList48, ImplicitList1, OperandInfo111 },  // Inst #2406 = SHR16rCL
6591  { 2407,	3,	1,	0,	0,	"SHR16ri", 0, 0x182004055ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #2407 = SHR16ri
6592  { 2408,	5,	0,	0,	0,	"SHR32m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a200001dULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #2408 = SHR32m1
6593  { 2409,	5,	0,	0,	0,	"SHR32mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a600001dULL, ImplicitList48, ImplicitList1, OperandInfo38 },  // Inst #2409 = SHR32mCL
6594  { 2410,	6,	0,	0,	0,	"SHR32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x18200401dULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2410 = SHR32mi
6595  { 2411,	2,	1,	0,	0,	"SHR32r1", 0, 0x1a2000015ULL, NULL, ImplicitList1, OperandInfo67 },  // Inst #2411 = SHR32r1
6596  { 2412,	2,	1,	0,	0,	"SHR32rCL", 0, 0x1a6000015ULL, ImplicitList48, ImplicitList1, OperandInfo67 },  // Inst #2412 = SHR32rCL
6597  { 2413,	3,	1,	0,	0,	"SHR32ri", 0, 0x182004015ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #2413 = SHR32ri
6598  { 2414,	5,	0,	0,	0,	"SHR64m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a200201dULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #2414 = SHR64m1
6599  { 2415,	5,	0,	0,	0,	"SHR64mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a600201dULL, ImplicitList48, ImplicitList1, OperandInfo38 },  // Inst #2415 = SHR64mCL
6600  { 2416,	6,	0,	0,	0,	"SHR64mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x18200601dULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2416 = SHR64mi
6601  { 2417,	2,	1,	0,	0,	"SHR64r1", 0, 0x1a2002015ULL, NULL, ImplicitList1, OperandInfo68 },  // Inst #2417 = SHR64r1
6602  { 2418,	2,	1,	0,	0,	"SHR64rCL", 0, 0x1a6002015ULL, ImplicitList48, ImplicitList1, OperandInfo68 },  // Inst #2418 = SHR64rCL
6603  { 2419,	3,	1,	0,	0,	"SHR64ri", 0, 0x182006015ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #2419 = SHR64ri
6604  { 2420,	5,	0,	0,	0,	"SHR8m1", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a000001dULL, NULL, ImplicitList1, OperandInfo38 },  // Inst #2420 = SHR8m1
6605  { 2421,	5,	0,	0,	0,	"SHR8mCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x1a400001dULL, ImplicitList48, ImplicitList1, OperandInfo38 },  // Inst #2421 = SHR8mCL
6606  { 2422,	6,	0,	0,	0,	"SHR8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x18000401dULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2422 = SHR8mi
6607  { 2423,	2,	1,	0,	0,	"SHR8r1", 0, 0x1a0000015ULL, NULL, ImplicitList1, OperandInfo112 },  // Inst #2423 = SHR8r1
6608  { 2424,	2,	1,	0,	0,	"SHR8rCL", 0, 0x1a4000015ULL, ImplicitList48, ImplicitList1, OperandInfo112 },  // Inst #2424 = SHR8rCL
6609  { 2425,	3,	1,	0,	0,	"SHR8ri", 0, 0x180004015ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #2425 = SHR8ri
6610  { 2426,	6,	0,	0,	0,	"SHRD16mrCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x15a000144ULL, ImplicitList48, ImplicitList1, OperandInfo16 },  // Inst #2426 = SHRD16mrCL
6611  { 2427,	7,	0,	0,	0,	"SHRD16mri8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x158004144ULL, NULL, ImplicitList1, OperandInfo204 },  // Inst #2427 = SHRD16mri8
6612  { 2428,	3,	1,	0,	0,	"SHRD16rrCL", 0, 0x15a000143ULL, ImplicitList48, ImplicitList1, OperandInfo19 },  // Inst #2428 = SHRD16rrCL
6613  { 2429,	4,	1,	0,	0,	"SHRD16rri8", 0|(1<<MCID::Commutable), 0x158004143ULL, NULL, ImplicitList1, OperandInfo205 },  // Inst #2429 = SHRD16rri8
6614  { 2430,	6,	0,	0,	0,	"SHRD32mrCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x15a000104ULL, ImplicitList48, ImplicitList1, OperandInfo20 },  // Inst #2430 = SHRD32mrCL
6615  { 2431,	7,	0,	0,	0,	"SHRD32mri8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x158004104ULL, NULL, ImplicitList1, OperandInfo206 },  // Inst #2431 = SHRD32mri8
6616  { 2432,	3,	1,	0,	0,	"SHRD32rrCL", 0, 0x15a000103ULL, ImplicitList48, ImplicitList1, OperandInfo23 },  // Inst #2432 = SHRD32rrCL
6617  { 2433,	4,	1,	0,	0,	"SHRD32rri8", 0|(1<<MCID::Commutable), 0x158004103ULL, NULL, ImplicitList1, OperandInfo207 },  // Inst #2433 = SHRD32rri8
6618  { 2434,	6,	0,	0,	0,	"SHRD64mrCL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x15a002104ULL, ImplicitList48, ImplicitList1, OperandInfo24 },  // Inst #2434 = SHRD64mrCL
6619  { 2435,	7,	0,	0,	0,	"SHRD64mri8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x158006104ULL, NULL, ImplicitList1, OperandInfo208 },  // Inst #2435 = SHRD64mri8
6620  { 2436,	3,	1,	0,	0,	"SHRD64rrCL", 0, 0x15a002103ULL, ImplicitList48, ImplicitList1, OperandInfo27 },  // Inst #2436 = SHRD64rrCL
6621  { 2437,	4,	1,	0,	0,	"SHRD64rri8", 0|(1<<MCID::Commutable), 0x158006103ULL, NULL, ImplicitList1, OperandInfo209 },  // Inst #2437 = SHRD64rri8
6622  { 2438,	8,	1,	0,	0,	"SHUFPDrmi", 0|(1<<MCID::MayLoad), 0x18d004146ULL, NULL, NULL, OperandInfo63 },  // Inst #2438 = SHUFPDrmi
6623  { 2439,	4,	1,	0,	0,	"SHUFPDrri", 0, 0x18d004145ULL, NULL, NULL, OperandInfo64 },  // Inst #2439 = SHUFPDrri
6624  { 2440,	8,	1,	0,	0,	"SHUFPSrmi", 0|(1<<MCID::MayLoad), 0x18c804106ULL, NULL, NULL, OperandInfo63 },  // Inst #2440 = SHUFPSrmi
6625  { 2441,	4,	1,	0,	0,	"SHUFPSrri", 0|(1<<MCID::ConvertibleTo3Addr), 0x18c804105ULL, NULL, NULL, OperandInfo64 },  // Inst #2441 = SHUFPSrri
6626  { 2442,	5,	1,	0,	0,	"SIDT16m", 0|(1<<MCID::UnmodeledSideEffects), 0x2000159ULL, NULL, NULL, OperandInfo38 },  // Inst #2442 = SIDT16m
6627  { 2443,	5,	1,	0,	0,	"SIDTm", 0|(1<<MCID::UnmodeledSideEffects), 0x2000119ULL, NULL, NULL, OperandInfo38 },  // Inst #2443 = SIDTm
6628  { 2444,	0,	0,	0,	0,	"SIN_F", 0|(1<<MCID::UnmodeledSideEffects), 0x1fc000401ULL, NULL, NULL, 0 },  // Inst #2444 = SIN_F
6629  { 2445,	2,	1,	0,	0,	"SIN_Fp32", 0, 0x60000ULL, NULL, NULL, OperandInfo8 },  // Inst #2445 = SIN_Fp32
6630  { 2446,	2,	1,	0,	0,	"SIN_Fp64", 0, 0x60000ULL, NULL, NULL, OperandInfo9 },  // Inst #2446 = SIN_Fp64
6631  { 2447,	2,	1,	0,	0,	"SIN_Fp80", 0, 0x60000ULL, NULL, NULL, OperandInfo10 },  // Inst #2447 = SIN_Fp80
6632  { 2448,	5,	1,	0,	0,	"SLDT16m", 0|(1<<MCID::UnmodeledSideEffects), 0x118ULL, NULL, NULL, OperandInfo38 },  // Inst #2448 = SLDT16m
6633  { 2449,	1,	1,	0,	0,	"SLDT16r", 0|(1<<MCID::UnmodeledSideEffects), 0x150ULL, NULL, NULL, OperandInfo113 },  // Inst #2449 = SLDT16r
6634  { 2450,	1,	1,	0,	0,	"SLDT32r", 0|(1<<MCID::UnmodeledSideEffects), 0x110ULL, NULL, NULL, OperandInfo72 },  // Inst #2450 = SLDT32r
6635  { 2451,	5,	1,	0,	0,	"SLDT64m", 0|(1<<MCID::UnmodeledSideEffects), 0x2118ULL, NULL, NULL, OperandInfo38 },  // Inst #2451 = SLDT64m
6636  { 2452,	1,	1,	0,	0,	"SLDT64r", 0|(1<<MCID::UnmodeledSideEffects), 0x2110ULL, NULL, NULL, OperandInfo74 },  // Inst #2452 = SLDT64r
6637  { 2453,	5,	1,	0,	0,	"SMSW16m", 0|(1<<MCID::UnmodeledSideEffects), 0x200011cULL, NULL, NULL, OperandInfo38 },  // Inst #2453 = SMSW16m
6638  { 2454,	1,	1,	0,	0,	"SMSW16r", 0|(1<<MCID::UnmodeledSideEffects), 0x2000154ULL, NULL, NULL, OperandInfo113 },  // Inst #2454 = SMSW16r
6639  { 2455,	1,	1,	0,	0,	"SMSW32r", 0|(1<<MCID::UnmodeledSideEffects), 0x2000114ULL, NULL, NULL, OperandInfo72 },  // Inst #2455 = SMSW32r
6640  { 2456,	1,	1,	0,	0,	"SMSW64r", 0|(1<<MCID::UnmodeledSideEffects), 0x2002114ULL, NULL, NULL, OperandInfo74 },  // Inst #2456 = SMSW64r
6641  { 2457,	6,	1,	0,	0,	"SQRTPDm", 0|(1<<MCID::MayLoad), 0xa3000146ULL, NULL, NULL, OperandInfo47 },  // Inst #2457 = SQRTPDm
6642  { 2458,	6,	1,	0,	0,	"SQRTPDm_Int", 0|(1<<MCID::MayLoad), 0xa3000146ULL, NULL, NULL, OperandInfo47 },  // Inst #2458 = SQRTPDm_Int
6643  { 2459,	2,	1,	0,	0,	"SQRTPDr", 0, 0xa3000145ULL, NULL, NULL, OperandInfo48 },  // Inst #2459 = SQRTPDr
6644  { 2460,	2,	1,	0,	0,	"SQRTPDr_Int", 0, 0xa3000145ULL, NULL, NULL, OperandInfo48 },  // Inst #2460 = SQRTPDr_Int
6645  { 2461,	6,	1,	0,	0,	"SQRTPSm", 0|(1<<MCID::MayLoad), 0xa2800106ULL, NULL, NULL, OperandInfo47 },  // Inst #2461 = SQRTPSm
6646  { 2462,	6,	1,	0,	0,	"SQRTPSm_Int", 0|(1<<MCID::MayLoad), 0xa2800106ULL, NULL, NULL, OperandInfo47 },  // Inst #2462 = SQRTPSm_Int
6647  { 2463,	2,	1,	0,	0,	"SQRTPSr", 0, 0xa2800105ULL, NULL, NULL, OperandInfo48 },  // Inst #2463 = SQRTPSr
6648  { 2464,	2,	1,	0,	0,	"SQRTPSr_Int", 0, 0xa2800105ULL, NULL, NULL, OperandInfo48 },  // Inst #2464 = SQRTPSr_Int
6649  { 2465,	6,	1,	0,	0,	"SQRTSDm", 0|(1<<MCID::MayLoad), 0xa2000b06ULL, NULL, NULL, OperandInfo101 },  // Inst #2465 = SQRTSDm
6650  { 2466,	6,	1,	0,	0,	"SQRTSDm_Int", 0|(1<<MCID::MayLoad), 0xa2000b06ULL, NULL, NULL, OperandInfo47 },  // Inst #2466 = SQRTSDm_Int
6651  { 2467,	2,	1,	0,	0,	"SQRTSDr", 0, 0xa2000b05ULL, NULL, NULL, OperandInfo123 },  // Inst #2467 = SQRTSDr
6652  { 2468,	2,	1,	0,	0,	"SQRTSDr_Int", 0, 0xa2000b05ULL, NULL, NULL, OperandInfo48 },  // Inst #2468 = SQRTSDr_Int
6653  { 2469,	6,	1,	0,	0,	"SQRTSSm", 0|(1<<MCID::MayLoad), 0xa2000c06ULL, NULL, NULL, OperandInfo99 },  // Inst #2469 = SQRTSSm
6654  { 2470,	6,	1,	0,	0,	"SQRTSSm_Int", 0|(1<<MCID::MayLoad), 0xa2000c06ULL, NULL, NULL, OperandInfo47 },  // Inst #2470 = SQRTSSm_Int
6655  { 2471,	2,	1,	0,	0,	"SQRTSSr", 0, 0xa2000c05ULL, NULL, NULL, OperandInfo124 },  // Inst #2471 = SQRTSSr
6656  { 2472,	2,	1,	0,	0,	"SQRTSSr_Int", 0, 0xa2000c05ULL, NULL, NULL, OperandInfo48 },  // Inst #2472 = SQRTSSr_Int
6657  { 2473,	0,	0,	0,	0,	"SQRT_F", 0|(1<<MCID::UnmodeledSideEffects), 0x1f4000401ULL, NULL, NULL, 0 },  // Inst #2473 = SQRT_F
6658  { 2474,	2,	1,	0,	0,	"SQRT_Fp32", 0, 0x60000ULL, NULL, NULL, OperandInfo8 },  // Inst #2474 = SQRT_Fp32
6659  { 2475,	2,	1,	0,	0,	"SQRT_Fp64", 0, 0x60000ULL, NULL, NULL, OperandInfo9 },  // Inst #2475 = SQRT_Fp64
6660  { 2476,	2,	1,	0,	0,	"SQRT_Fp80", 0, 0x60000ULL, NULL, NULL, OperandInfo10 },  // Inst #2476 = SQRT_Fp80
6661  { 2477,	0,	0,	0,	0,	"SS_PREFIX", 0|(1<<MCID::UnmodeledSideEffects), 0x6c000001ULL, NULL, NULL, 0 },  // Inst #2477 = SS_PREFIX
6662  { 2478,	0,	0,	0,	0,	"STC", 0|(1<<MCID::UnmodeledSideEffects), 0x1f2000001ULL, NULL, NULL, 0 },  // Inst #2478 = STC
6663  { 2479,	0,	0,	0,	0,	"STD", 0|(1<<MCID::UnmodeledSideEffects), 0x1fa000001ULL, NULL, NULL, 0 },  // Inst #2479 = STD
6664  { 2480,	0,	0,	0,	0,	"STI", 0|(1<<MCID::UnmodeledSideEffects), 0x1f6000001ULL, NULL, NULL, 0 },  // Inst #2480 = STI
6665  { 2481,	5,	0,	0,	0,	"STMXCSR", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x15c80011bULL, NULL, NULL, OperandInfo38 },  // Inst #2481 = STMXCSR
6666  { 2482,	0,	0,	0,	0,	"STOSB", 0|(1<<MCID::UnmodeledSideEffects), 0x154000001ULL, ImplicitList62, ImplicitList34, 0 },  // Inst #2482 = STOSB
6667  { 2483,	0,	0,	0,	0,	"STOSD", 0|(1<<MCID::UnmodeledSideEffects), 0x156000001ULL, ImplicitList63, ImplicitList34, 0 },  // Inst #2483 = STOSD
6668  { 2484,	0,	0,	0,	0,	"STOSQ", 0|(1<<MCID::UnmodeledSideEffects), 0x156002001ULL, ImplicitList64, ImplicitList56, 0 },  // Inst #2484 = STOSQ
6669  { 2485,	0,	0,	0,	0,	"STOSW", 0|(1<<MCID::UnmodeledSideEffects), 0x156000041ULL, ImplicitList65, ImplicitList34, 0 },  // Inst #2485 = STOSW
6670  { 2486,	1,	1,	0,	0,	"STR16r", 0|(1<<MCID::UnmodeledSideEffects), 0x151ULL, NULL, NULL, OperandInfo113 },  // Inst #2486 = STR16r
6671  { 2487,	1,	1,	0,	0,	"STR32r", 0|(1<<MCID::UnmodeledSideEffects), 0x111ULL, NULL, NULL, OperandInfo72 },  // Inst #2487 = STR32r
6672  { 2488,	1,	1,	0,	0,	"STR64r", 0|(1<<MCID::UnmodeledSideEffects), 0x2111ULL, NULL, NULL, OperandInfo74 },  // Inst #2488 = STR64r
6673  { 2489,	5,	1,	0,	0,	"STRm", 0|(1<<MCID::UnmodeledSideEffects), 0x119ULL, NULL, NULL, OperandInfo38 },  // Inst #2489 = STRm
6674  { 2490,	5,	0,	0,	0,	"ST_F32m", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1b200001aULL, NULL, NULL, OperandInfo38 },  // Inst #2490 = ST_F32m
6675  { 2491,	5,	0,	0,	0,	"ST_F64m", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1ba00001aULL, NULL, NULL, OperandInfo38 },  // Inst #2491 = ST_F64m
6676  { 2492,	5,	0,	0,	0,	"ST_FP32m", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1b200001bULL, NULL, NULL, OperandInfo38 },  // Inst #2492 = ST_FP32m
6677  { 2493,	5,	0,	0,	0,	"ST_FP64m", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1ba00001bULL, NULL, NULL, OperandInfo38 },  // Inst #2493 = ST_FP64m
6678  { 2494,	5,	0,	0,	0,	"ST_FP80m", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x1b600001fULL, NULL, NULL, OperandInfo38 },  // Inst #2494 = ST_FP80m
6679  { 2495,	1,	0,	0,	0,	"ST_FPrr", 0|(1<<MCID::UnmodeledSideEffects), 0x1b0000802ULL, NULL, NULL, OperandInfo39 },  // Inst #2495 = ST_FPrr
6680  { 2496,	6,	0,	0,	0,	"ST_Fp32m", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo117 },  // Inst #2496 = ST_Fp32m
6681  { 2497,	6,	0,	0,	0,	"ST_Fp64m", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo118 },  // Inst #2497 = ST_Fp64m
6682  { 2498,	6,	0,	0,	0,	"ST_Fp64m32", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo118 },  // Inst #2498 = ST_Fp64m32
6683  { 2499,	6,	0,	0,	0,	"ST_Fp80m32", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo119 },  // Inst #2499 = ST_Fp80m32
6684  { 2500,	6,	0,	0,	0,	"ST_Fp80m64", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo119 },  // Inst #2500 = ST_Fp80m64
6685  { 2501,	6,	0,	0,	0,	"ST_FpP32m", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo117 },  // Inst #2501 = ST_FpP32m
6686  { 2502,	6,	0,	0,	0,	"ST_FpP64m", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo118 },  // Inst #2502 = ST_FpP64m
6687  { 2503,	6,	0,	0,	0,	"ST_FpP64m32", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo118 },  // Inst #2503 = ST_FpP64m32
6688  { 2504,	6,	0,	0,	0,	"ST_FpP80m", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo119 },  // Inst #2504 = ST_FpP80m
6689  { 2505,	6,	0,	0,	0,	"ST_FpP80m32", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo119 },  // Inst #2505 = ST_FpP80m32
6690  { 2506,	6,	0,	0,	0,	"ST_FpP80m64", 0|(1<<MCID::MayStore), 0x40000ULL, NULL, NULL, OperandInfo119 },  // Inst #2506 = ST_FpP80m64
6691  { 2507,	1,	0,	0,	0,	"ST_Frr", 0|(1<<MCID::UnmodeledSideEffects), 0x1a0000802ULL, NULL, NULL, OperandInfo39 },  // Inst #2507 = ST_Frr
6692  { 2508,	1,	0,	0,	0,	"SUB16i16", 0|(1<<MCID::UnmodeledSideEffects), 0x5a00c041ULL, ImplicitList2, ImplicitList1, OperandInfo2 },  // Inst #2508 = SUB16i16
6693  { 2509,	6,	0,	0,	0,	"SUB16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10200c05dULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2509 = SUB16mi
6694  { 2510,	6,	0,	0,	0,	"SUB16mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10600405dULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2510 = SUB16mi8
6695  { 2511,	6,	0,	0,	0,	"SUB16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x52000044ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #2511 = SUB16mr
6696  { 2512,	3,	1,	0,	0,	"SUB16ri", 0, 0x10200c055ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #2512 = SUB16ri
6697  { 2513,	3,	1,	0,	0,	"SUB16ri8", 0, 0x106004055ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #2513 = SUB16ri8
6698  { 2514,	7,	1,	0,	0,	"SUB16rm", 0|(1<<MCID::MayLoad), 0x56000046ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #2514 = SUB16rm
6699  { 2515,	3,	1,	0,	0,	"SUB16rr", 0, 0x52000043ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #2515 = SUB16rr
6700  { 2516,	3,	1,	0,	0,	"SUB16rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x56000045ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #2516 = SUB16rr_REV
6701  { 2517,	1,	0,	0,	0,	"SUB32i32", 0|(1<<MCID::UnmodeledSideEffects), 0x5a014001ULL, ImplicitList3, ImplicitList1, OperandInfo2 },  // Inst #2517 = SUB32i32
6702  { 2518,	6,	0,	0,	0,	"SUB32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10201401dULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2518 = SUB32mi
6703  { 2519,	6,	0,	0,	0,	"SUB32mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10600401dULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2519 = SUB32mi8
6704  { 2520,	6,	0,	0,	0,	"SUB32mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x52000004ULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #2520 = SUB32mr
6705  { 2521,	3,	1,	0,	0,	"SUB32ri", 0, 0x102014015ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #2521 = SUB32ri
6706  { 2522,	3,	1,	0,	0,	"SUB32ri8", 0, 0x106004015ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #2522 = SUB32ri8
6707  { 2523,	7,	1,	0,	0,	"SUB32rm", 0|(1<<MCID::MayLoad), 0x56000006ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #2523 = SUB32rm
6708  { 2524,	3,	1,	0,	0,	"SUB32rr", 0, 0x52000003ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #2524 = SUB32rr
6709  { 2525,	3,	1,	0,	0,	"SUB32rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x56000005ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #2525 = SUB32rr_REV
6710  { 2526,	1,	0,	0,	0,	"SUB64i32", 0|(1<<MCID::UnmodeledSideEffects), 0x5a016001ULL, ImplicitList4, ImplicitList1, OperandInfo2 },  // Inst #2526 = SUB64i32
6711  { 2527,	6,	0,	0,	0,	"SUB64mi32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10201601dULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2527 = SUB64mi32
6712  { 2528,	6,	0,	0,	0,	"SUB64mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10600601dULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2528 = SUB64mi8
6713  { 2529,	6,	0,	0,	0,	"SUB64mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x52002004ULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #2529 = SUB64mr
6714  { 2530,	3,	1,	0,	0,	"SUB64ri32", 0, 0x102016015ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #2530 = SUB64ri32
6715  { 2531,	3,	1,	0,	0,	"SUB64ri8", 0, 0x106006015ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #2531 = SUB64ri8
6716  { 2532,	7,	1,	0,	0,	"SUB64rm", 0|(1<<MCID::MayLoad), 0x56002006ULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #2532 = SUB64rm
6717  { 2533,	3,	1,	0,	0,	"SUB64rr", 0, 0x52002003ULL, NULL, ImplicitList1, OperandInfo27 },  // Inst #2533 = SUB64rr
6718  { 2534,	3,	1,	0,	0,	"SUB64rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x56002005ULL, NULL, ImplicitList1, OperandInfo27 },  // Inst #2534 = SUB64rr_REV
6719  { 2535,	1,	0,	0,	0,	"SUB8i8", 0|(1<<MCID::UnmodeledSideEffects), 0x58004001ULL, ImplicitList5, ImplicitList1, OperandInfo2 },  // Inst #2535 = SUB8i8
6720  { 2536,	6,	0,	0,	0,	"SUB8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10000401dULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2536 = SUB8mi
6721  { 2537,	6,	0,	0,	0,	"SUB8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x50000004ULL, NULL, ImplicitList1, OperandInfo28 },  // Inst #2537 = SUB8mr
6722  { 2538,	3,	1,	0,	0,	"SUB8ri", 0, 0x100004015ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #2538 = SUB8ri
6723  { 2539,	7,	1,	0,	0,	"SUB8rm", 0|(1<<MCID::MayLoad), 0x54000006ULL, NULL, ImplicitList1, OperandInfo30 },  // Inst #2539 = SUB8rm
6724  { 2540,	3,	1,	0,	0,	"SUB8rr", 0, 0x50000003ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #2540 = SUB8rr
6725  { 2541,	3,	1,	0,	0,	"SUB8rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x54000005ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #2541 = SUB8rr_REV
6726  { 2542,	7,	1,	0,	0,	"SUBPDrm", 0|(1<<MCID::MayLoad), 0xb9000146ULL, NULL, NULL, OperandInfo32 },  // Inst #2542 = SUBPDrm
6727  { 2543,	3,	1,	0,	0,	"SUBPDrr", 0, 0xb9000145ULL, NULL, NULL, OperandInfo33 },  // Inst #2543 = SUBPDrr
6728  { 2544,	7,	1,	0,	0,	"SUBPSrm", 0|(1<<MCID::MayLoad), 0xb8800106ULL, NULL, NULL, OperandInfo32 },  // Inst #2544 = SUBPSrm
6729  { 2545,	3,	1,	0,	0,	"SUBPSrr", 0, 0xb8800105ULL, NULL, NULL, OperandInfo33 },  // Inst #2545 = SUBPSrr
6730  { 2546,	5,	0,	0,	0,	"SUBR_F32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b000001dULL, NULL, NULL, OperandInfo38 },  // Inst #2546 = SUBR_F32m
6731  { 2547,	5,	0,	0,	0,	"SUBR_F64m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b800001dULL, NULL, NULL, OperandInfo38 },  // Inst #2547 = SUBR_F64m
6732  { 2548,	5,	0,	0,	0,	"SUBR_FI16m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1bc00001dULL, NULL, NULL, OperandInfo38 },  // Inst #2548 = SUBR_FI16m
6733  { 2549,	5,	0,	0,	0,	"SUBR_FI32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b400001dULL, NULL, NULL, OperandInfo38 },  // Inst #2549 = SUBR_FI32m
6734  { 2550,	1,	0,	0,	0,	"SUBR_FPrST0", 0|(1<<MCID::UnmodeledSideEffects), 0x1c0000902ULL, NULL, NULL, OperandInfo39 },  // Inst #2550 = SUBR_FPrST0
6735  { 2551,	1,	0,	0,	0,	"SUBR_FST0r", 0|(1<<MCID::UnmodeledSideEffects), 0x1d0000302ULL, NULL, NULL, OperandInfo39 },  // Inst #2551 = SUBR_FST0r
6736  { 2552,	7,	1,	0,	0,	"SUBR_Fp32m", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #2552 = SUBR_Fp32m
6737  { 2553,	7,	1,	0,	0,	"SUBR_Fp64m", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #2553 = SUBR_Fp64m
6738  { 2554,	7,	1,	0,	0,	"SUBR_Fp64m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #2554 = SUBR_Fp64m32
6739  { 2555,	7,	1,	0,	0,	"SUBR_Fp80m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo45 },  // Inst #2555 = SUBR_Fp80m32
6740  { 2556,	7,	1,	0,	0,	"SUBR_Fp80m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo45 },  // Inst #2556 = SUBR_Fp80m64
6741  { 2557,	7,	1,	0,	0,	"SUBR_FpI16m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #2557 = SUBR_FpI16m32
6742  { 2558,	7,	1,	0,	0,	"SUBR_FpI16m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #2558 = SUBR_FpI16m64
6743  { 2559,	7,	1,	0,	0,	"SUBR_FpI16m80", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo45 },  // Inst #2559 = SUBR_FpI16m80
6744  { 2560,	7,	1,	0,	0,	"SUBR_FpI32m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #2560 = SUBR_FpI32m32
6745  { 2561,	7,	1,	0,	0,	"SUBR_FpI32m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #2561 = SUBR_FpI32m64
6746  { 2562,	7,	1,	0,	0,	"SUBR_FpI32m80", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo45 },  // Inst #2562 = SUBR_FpI32m80
6747  { 2563,	1,	0,	0,	0,	"SUBR_FrST0", 0|(1<<MCID::UnmodeledSideEffects), 0x1c0000702ULL, NULL, NULL, OperandInfo39 },  // Inst #2563 = SUBR_FrST0
6748  { 2564,	7,	1,	0,	0,	"SUBSDrm", 0|(1<<MCID::MayLoad), 0xb8000b06ULL, NULL, NULL, OperandInfo34 },  // Inst #2564 = SUBSDrm
6749  { 2565,	7,	1,	0,	0,	"SUBSDrm_Int", 0|(1<<MCID::MayLoad), 0xb8000b06ULL, NULL, NULL, OperandInfo32 },  // Inst #2565 = SUBSDrm_Int
6750  { 2566,	3,	1,	0,	0,	"SUBSDrr", 0, 0xb8000b05ULL, NULL, NULL, OperandInfo35 },  // Inst #2566 = SUBSDrr
6751  { 2567,	3,	1,	0,	0,	"SUBSDrr_Int", 0, 0xb8000b05ULL, NULL, NULL, OperandInfo33 },  // Inst #2567 = SUBSDrr_Int
6752  { 2568,	7,	1,	0,	0,	"SUBSSrm", 0|(1<<MCID::MayLoad), 0xb8000c06ULL, NULL, NULL, OperandInfo36 },  // Inst #2568 = SUBSSrm
6753  { 2569,	7,	1,	0,	0,	"SUBSSrm_Int", 0|(1<<MCID::MayLoad), 0xb8000c06ULL, NULL, NULL, OperandInfo32 },  // Inst #2569 = SUBSSrm_Int
6754  { 2570,	3,	1,	0,	0,	"SUBSSrr", 0, 0xb8000c05ULL, NULL, NULL, OperandInfo37 },  // Inst #2570 = SUBSSrr
6755  { 2571,	3,	1,	0,	0,	"SUBSSrr_Int", 0, 0xb8000c05ULL, NULL, NULL, OperandInfo33 },  // Inst #2571 = SUBSSrr_Int
6756  { 2572,	5,	0,	0,	0,	"SUB_F32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b000001cULL, NULL, NULL, OperandInfo38 },  // Inst #2572 = SUB_F32m
6757  { 2573,	5,	0,	0,	0,	"SUB_F64m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b800001cULL, NULL, NULL, OperandInfo38 },  // Inst #2573 = SUB_F64m
6758  { 2574,	5,	0,	0,	0,	"SUB_FI16m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1bc00001cULL, NULL, NULL, OperandInfo38 },  // Inst #2574 = SUB_FI16m
6759  { 2575,	5,	0,	0,	0,	"SUB_FI32m", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x1b400001cULL, NULL, NULL, OperandInfo38 },  // Inst #2575 = SUB_FI32m
6760  { 2576,	1,	0,	0,	0,	"SUB_FPrST0", 0|(1<<MCID::UnmodeledSideEffects), 0x1d0000902ULL, NULL, NULL, OperandInfo39 },  // Inst #2576 = SUB_FPrST0
6761  { 2577,	1,	0,	0,	0,	"SUB_FST0r", 0|(1<<MCID::UnmodeledSideEffects), 0x1c0000302ULL, NULL, NULL, OperandInfo39 },  // Inst #2577 = SUB_FST0r
6762  { 2578,	3,	1,	0,	0,	"SUB_Fp32", 0, 0x80000ULL, NULL, NULL, OperandInfo40 },  // Inst #2578 = SUB_Fp32
6763  { 2579,	7,	1,	0,	0,	"SUB_Fp32m", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #2579 = SUB_Fp32m
6764  { 2580,	3,	1,	0,	0,	"SUB_Fp64", 0, 0x80000ULL, NULL, NULL, OperandInfo42 },  // Inst #2580 = SUB_Fp64
6765  { 2581,	7,	1,	0,	0,	"SUB_Fp64m", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #2581 = SUB_Fp64m
6766  { 2582,	7,	1,	0,	0,	"SUB_Fp64m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #2582 = SUB_Fp64m32
6767  { 2583,	3,	1,	0,	0,	"SUB_Fp80", 0, 0x80000ULL, NULL, NULL, OperandInfo44 },  // Inst #2583 = SUB_Fp80
6768  { 2584,	7,	1,	0,	0,	"SUB_Fp80m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo45 },  // Inst #2584 = SUB_Fp80m32
6769  { 2585,	7,	1,	0,	0,	"SUB_Fp80m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo45 },  // Inst #2585 = SUB_Fp80m64
6770  { 2586,	7,	1,	0,	0,	"SUB_FpI16m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #2586 = SUB_FpI16m32
6771  { 2587,	7,	1,	0,	0,	"SUB_FpI16m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #2587 = SUB_FpI16m64
6772  { 2588,	7,	1,	0,	0,	"SUB_FpI16m80", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo45 },  // Inst #2588 = SUB_FpI16m80
6773  { 2589,	7,	1,	0,	0,	"SUB_FpI32m32", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo41 },  // Inst #2589 = SUB_FpI32m32
6774  { 2590,	7,	1,	0,	0,	"SUB_FpI32m64", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo43 },  // Inst #2590 = SUB_FpI32m64
6775  { 2591,	7,	1,	0,	0,	"SUB_FpI32m80", 0|(1<<MCID::MayLoad), 0x60000ULL, NULL, NULL, OperandInfo45 },  // Inst #2591 = SUB_FpI32m80
6776  { 2592,	1,	0,	0,	0,	"SUB_FrST0", 0|(1<<MCID::UnmodeledSideEffects), 0x1d0000702ULL, NULL, NULL, OperandInfo39 },  // Inst #2592 = SUB_FrST0
6777  { 2593,	0,	0,	0,	0,	"SWAPGS", 0|(1<<MCID::UnmodeledSideEffects), 0x2000129ULL, NULL, NULL, 0 },  // Inst #2593 = SWAPGS
6778  { 2594,	0,	0,	0,	0,	"SYSCALL", 0|(1<<MCID::UnmodeledSideEffects), 0xa000101ULL, NULL, NULL, 0 },  // Inst #2594 = SYSCALL
6779  { 2595,	0,	0,	0,	0,	"SYSENTER", 0|(1<<MCID::UnmodeledSideEffects), 0x68000101ULL, NULL, NULL, 0 },  // Inst #2595 = SYSENTER
6780  { 2596,	0,	0,	0,	0,	"SYSEXIT", 0|(1<<MCID::UnmodeledSideEffects), 0x6a000101ULL, NULL, NULL, 0 },  // Inst #2596 = SYSEXIT
6781  { 2597,	0,	0,	0,	0,	"SYSEXIT64", 0|(1<<MCID::UnmodeledSideEffects), 0x6a002101ULL, NULL, NULL, 0 },  // Inst #2597 = SYSEXIT64
6782  { 2598,	0,	0,	0,	0,	"SYSRETL", 0|(1<<MCID::UnmodeledSideEffects), 0xe000101ULL, NULL, NULL, 0 },  // Inst #2598 = SYSRETL
6783  { 2599,	0,	0,	0,	0,	"SYSRETQ", 0|(1<<MCID::UnmodeledSideEffects), 0xe002101ULL, NULL, NULL, 0 },  // Inst #2599 = SYSRETQ
6784  { 2600,	1,	0,	0,	0,	"TAILJMPd", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x1d2018001ULL, ImplicitList6, ImplicitList13, OperandInfo73 },  // Inst #2600 = TAILJMPd
6785  { 2601,	1,	0,	0,	0,	"TAILJMPd64", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::UsesCustomInserter)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x1d2018001ULL, ImplicitList8, ImplicitList66, OperandInfo73 },  // Inst #2601 = TAILJMPd64
6786  { 2602,	5,	0,	0,	0,	"TAILJMPm", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::MayLoad)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x1fe00001cULL, ImplicitList6, ImplicitList13, OperandInfo210 },  // Inst #2602 = TAILJMPm
6787  { 2603,	5,	0,	0,	0,	"TAILJMPm64", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::MayLoad)|(1<<MCID::Terminator)|(1<<MCID::UsesCustomInserter)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x1fe00001cULL, ImplicitList8, ImplicitList66, OperandInfo211 },  // Inst #2603 = TAILJMPm64
6788  { 2604,	1,	0,	0,	0,	"TAILJMPr", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x1fe000014ULL, ImplicitList6, ImplicitList13, OperandInfo212 },  // Inst #2604 = TAILJMPr
6789  { 2605,	1,	0,	0,	0,	"TAILJMPr64", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::UsesCustomInserter)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x1fe000014ULL, ImplicitList8, ImplicitList66, OperandInfo213 },  // Inst #2605 = TAILJMPr64
6790  { 2606,	2,	0,	0,	0,	"TCRETURNdi", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList6, ImplicitList13, OperandInfo214 },  // Inst #2606 = TCRETURNdi
6791  { 2607,	2,	0,	0,	0,	"TCRETURNdi64", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::UsesCustomInserter)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList8, ImplicitList66, OperandInfo214 },  // Inst #2607 = TCRETURNdi64
6792  { 2608,	6,	0,	0,	0,	"TCRETURNmi", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::MayLoad)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList6, ImplicitList13, OperandInfo215 },  // Inst #2608 = TCRETURNmi
6793  { 2609,	6,	0,	0,	0,	"TCRETURNmi64", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::MayLoad)|(1<<MCID::Terminator)|(1<<MCID::UsesCustomInserter)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList8, ImplicitList66, OperandInfo216 },  // Inst #2609 = TCRETURNmi64
6794  { 2610,	2,	0,	0,	0,	"TCRETURNri", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList6, ImplicitList13, OperandInfo217 },  // Inst #2610 = TCRETURNri
6795  { 2611,	2,	0,	0,	0,	"TCRETURNri64", 0|(1<<MCID::Return)|(1<<MCID::Barrier)|(1<<MCID::Call)|(1<<MCID::Terminator)|(1<<MCID::UsesCustomInserter)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, ImplicitList8, ImplicitList66, OperandInfo218 },  // Inst #2611 = TCRETURNri64
6796  { 2612,	1,	0,	0,	0,	"TEST16i16", 0|(1<<MCID::UnmodeledSideEffects), 0x15200c041ULL, ImplicitList2, ImplicitList1, OperandInfo2 },  // Inst #2612 = TEST16i16
6797  { 2613,	6,	0,	0,	0,	"TEST16mi", 0|(1<<MCID::MayLoad), 0x1ee00c058ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2613 = TEST16mi
6798  { 2614,	2,	0,	0,	0,	"TEST16ri", 0, 0x1ee00c050ULL, NULL, ImplicitList1, OperandInfo69 },  // Inst #2614 = TEST16ri
6799  { 2615,	6,	0,	0,	0,	"TEST16rm", 0|(1<<MCID::MayLoad), 0x10a000046ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2615 = TEST16rm
6800  { 2616,	2,	0,	0,	0,	"TEST16rr", 0|(1<<MCID::Commutable), 0x10a000045ULL, NULL, ImplicitList1, OperandInfo55 },  // Inst #2616 = TEST16rr
6801  { 2617,	1,	0,	0,	0,	"TEST32i32", 0|(1<<MCID::UnmodeledSideEffects), 0x152014001ULL, ImplicitList3, ImplicitList1, OperandInfo2 },  // Inst #2617 = TEST32i32
6802  { 2618,	6,	0,	0,	0,	"TEST32mi", 0|(1<<MCID::MayLoad), 0x1ee014018ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2618 = TEST32mi
6803  { 2619,	2,	0,	0,	0,	"TEST32ri", 0, 0x1ee014010ULL, NULL, ImplicitList1, OperandInfo70 },  // Inst #2619 = TEST32ri
6804  { 2620,	6,	0,	0,	0,	"TEST32rm", 0|(1<<MCID::MayLoad), 0x10a000006ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #2620 = TEST32rm
6805  { 2621,	2,	0,	0,	0,	"TEST32rr", 0|(1<<MCID::Commutable), 0x10a000005ULL, NULL, ImplicitList1, OperandInfo65 },  // Inst #2621 = TEST32rr
6806  { 2622,	1,	0,	0,	0,	"TEST64i32", 0|(1<<MCID::UnmodeledSideEffects), 0x152016001ULL, ImplicitList4, ImplicitList1, OperandInfo2 },  // Inst #2622 = TEST64i32
6807  { 2623,	6,	0,	0,	0,	"TEST64mi32", 0|(1<<MCID::MayLoad), 0x1ee016018ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2623 = TEST64mi32
6808  { 2624,	2,	0,	0,	0,	"TEST64ri32", 0, 0x1ee016010ULL, NULL, ImplicitList1, OperandInfo71 },  // Inst #2624 = TEST64ri32
6809  { 2625,	6,	0,	0,	0,	"TEST64rm", 0|(1<<MCID::MayLoad), 0x10a002006ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #2625 = TEST64rm
6810  { 2626,	2,	0,	0,	0,	"TEST64rr", 0|(1<<MCID::Commutable), 0x10a002005ULL, NULL, ImplicitList1, OperandInfo66 },  // Inst #2626 = TEST64rr
6811  { 2627,	1,	0,	0,	0,	"TEST8i8", 0|(1<<MCID::UnmodeledSideEffects), 0x150004001ULL, ImplicitList5, ImplicitList1, OperandInfo2 },  // Inst #2627 = TEST8i8
6812  { 2628,	6,	0,	0,	0,	"TEST8mi", 0|(1<<MCID::MayLoad), 0x1ec004018ULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #2628 = TEST8mi
6813  { 2629,	2,	0,	0,	0,	"TEST8ri", 0, 0x1ec004010ULL, NULL, ImplicitList1, OperandInfo88 },  // Inst #2629 = TEST8ri
6814  { 2630,	2,	0,	0,	0,	"TEST8ri_NOREX", 0|(1<<MCID::Pseudo)|(1<<MCID::UnmodeledSideEffects), 0x0ULL, NULL, ImplicitList1, OperandInfo219 },  // Inst #2630 = TEST8ri_NOREX
6815  { 2631,	6,	0,	0,	0,	"TEST8rm", 0|(1<<MCID::MayLoad), 0x108000006ULL, NULL, ImplicitList1, OperandInfo14 },  // Inst #2631 = TEST8rm
6816  { 2632,	2,	0,	0,	0,	"TEST8rr", 0|(1<<MCID::Commutable), 0x108000005ULL, NULL, ImplicitList1, OperandInfo89 },  // Inst #2632 = TEST8rr
6817  { 2633,	5,	0,	0,	0,	"TLSCall_32", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList6, ImplicitList67, OperandInfo38 },  // Inst #2633 = TLSCall_32
6818  { 2634,	5,	0,	0,	0,	"TLSCall_64", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList68, ImplicitList30, OperandInfo38 },  // Inst #2634 = TLSCall_64
6819  { 2635,	5,	0,	0,	0,	"TLS_addr32", 0, 0x0ULL, ImplicitList6, ImplicitList13, OperandInfo38 },  // Inst #2635 = TLS_addr32
6820  { 2636,	5,	0,	0,	0,	"TLS_addr64", 0, 0x0ULL, ImplicitList8, ImplicitList14, OperandInfo38 },  // Inst #2636 = TLS_addr64
6821  { 2637,	0,	0,	0,	0,	"TRAP", 0|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x16000101ULL, NULL, NULL, 0 },  // Inst #2637 = TRAP
6822  { 2638,	0,	0,	0,	0,	"TST_F", 0|(1<<MCID::UnmodeledSideEffects), 0x1c8000401ULL, NULL, NULL, 0 },  // Inst #2638 = TST_F
6823  { 2639,	1,	0,	0,	0,	"TST_Fp32", 0, 0x40000ULL, NULL, NULL, OperandInfo142 },  // Inst #2639 = TST_Fp32
6824  { 2640,	1,	0,	0,	0,	"TST_Fp64", 0, 0x40000ULL, NULL, NULL, OperandInfo143 },  // Inst #2640 = TST_Fp64
6825  { 2641,	1,	0,	0,	0,	"TST_Fp80", 0, 0x40000ULL, NULL, NULL, OperandInfo120 },  // Inst #2641 = TST_Fp80
6826  { 2642,	6,	1,	0,	0,	"TZCNT16rm", 0|(1<<MCID::MayLoad), 0x178000c46ULL, NULL, ImplicitList1, OperandInfo11 },  // Inst #2642 = TZCNT16rm
6827  { 2643,	2,	1,	0,	0,	"TZCNT16rr", 0, 0x178000c45ULL, NULL, ImplicitList1, OperandInfo55 },  // Inst #2643 = TZCNT16rr
6828  { 2644,	6,	1,	0,	0,	"TZCNT32rm", 0|(1<<MCID::MayLoad), 0x178000c06ULL, NULL, ImplicitList1, OperandInfo12 },  // Inst #2644 = TZCNT32rm
6829  { 2645,	2,	1,	0,	0,	"TZCNT32rr", 0, 0x178000c05ULL, NULL, ImplicitList1, OperandInfo65 },  // Inst #2645 = TZCNT32rr
6830  { 2646,	6,	1,	0,	0,	"TZCNT64rm", 0|(1<<MCID::MayLoad), 0x178002c06ULL, NULL, ImplicitList1, OperandInfo13 },  // Inst #2646 = TZCNT64rm
6831  { 2647,	2,	1,	0,	0,	"TZCNT64rr", 0, 0x178002c05ULL, NULL, ImplicitList1, OperandInfo66 },  // Inst #2647 = TZCNT64rr
6832  { 2648,	6,	0,	0,	0,	"UCOMISDrm", 0|(1<<MCID::MayLoad), 0x5d000146ULL, NULL, ImplicitList1, OperandInfo101 },  // Inst #2648 = UCOMISDrm
6833  { 2649,	2,	0,	0,	0,	"UCOMISDrr", 0, 0x5d000145ULL, NULL, ImplicitList1, OperandInfo123 },  // Inst #2649 = UCOMISDrr
6834  { 2650,	6,	0,	0,	0,	"UCOMISSrm", 0|(1<<MCID::MayLoad), 0x5c800106ULL, NULL, ImplicitList1, OperandInfo99 },  // Inst #2650 = UCOMISSrm
6835  { 2651,	2,	0,	0,	0,	"UCOMISSrr", 0, 0x5c800105ULL, NULL, ImplicitList1, OperandInfo124 },  // Inst #2651 = UCOMISSrr
6836  { 2652,	1,	0,	0,	0,	"UCOM_FIPr", 0|(1<<MCID::UnmodeledSideEffects), 0x1d0000a02ULL, ImplicitList69, ImplicitList1, OperandInfo39 },  // Inst #2652 = UCOM_FIPr
6837  { 2653,	1,	0,	0,	0,	"UCOM_FIr", 0|(1<<MCID::UnmodeledSideEffects), 0x1d0000602ULL, ImplicitList69, ImplicitList1, OperandInfo39 },  // Inst #2653 = UCOM_FIr
6838  { 2654,	0,	0,	0,	0,	"UCOM_FPPr", 0|(1<<MCID::UnmodeledSideEffects), 0x1d2000501ULL, ImplicitList69, ImplicitList1, 0 },  // Inst #2654 = UCOM_FPPr
6839  { 2655,	1,	0,	0,	0,	"UCOM_FPr", 0|(1<<MCID::UnmodeledSideEffects), 0x1d0000802ULL, ImplicitList69, ImplicitList1, OperandInfo39 },  // Inst #2655 = UCOM_FPr
6840  { 2656,	2,	0,	0,	0,	"UCOM_FpIr32", 0, 0xa0000ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #2656 = UCOM_FpIr32
6841  { 2657,	2,	0,	0,	0,	"UCOM_FpIr64", 0, 0xa0000ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #2657 = UCOM_FpIr64
6842  { 2658,	2,	0,	0,	0,	"UCOM_FpIr80", 0, 0xa0000ULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #2658 = UCOM_FpIr80
6843  { 2659,	2,	0,	0,	0,	"UCOM_Fpr32", 0|(1<<MCID::UnmodeledSideEffects), 0xa0000ULL, NULL, ImplicitList1, OperandInfo8 },  // Inst #2659 = UCOM_Fpr32
6844  { 2660,	2,	0,	0,	0,	"UCOM_Fpr64", 0|(1<<MCID::UnmodeledSideEffects), 0xa0000ULL, NULL, ImplicitList1, OperandInfo9 },  // Inst #2660 = UCOM_Fpr64
6845  { 2661,	2,	0,	0,	0,	"UCOM_Fpr80", 0|(1<<MCID::UnmodeledSideEffects), 0xa0000ULL, NULL, ImplicitList1, OperandInfo10 },  // Inst #2661 = UCOM_Fpr80
6846  { 2662,	1,	0,	0,	0,	"UCOM_Fr", 0|(1<<MCID::UnmodeledSideEffects), 0x1c0000802ULL, ImplicitList69, ImplicitList1, OperandInfo39 },  // Inst #2662 = UCOM_Fr
6847  { 2663,	0,	0,	0,	0,	"UD2B", 0|(1<<MCID::Barrier)|(1<<MCID::Terminator)|(1<<MCID::UnmodeledSideEffects), 0x172000101ULL, NULL, NULL, 0 },  // Inst #2663 = UD2B
6848  { 2664,	7,	1,	0,	0,	"UNPCKHPDrm", 0|(1<<MCID::MayLoad), 0x2b000146ULL, NULL, NULL, OperandInfo32 },  // Inst #2664 = UNPCKHPDrm
6849  { 2665,	3,	1,	0,	0,	"UNPCKHPDrr", 0, 0x2b000145ULL, NULL, NULL, OperandInfo33 },  // Inst #2665 = UNPCKHPDrr
6850  { 2666,	7,	1,	0,	0,	"UNPCKHPSrm", 0|(1<<MCID::MayLoad), 0x2a800106ULL, NULL, NULL, OperandInfo32 },  // Inst #2666 = UNPCKHPSrm
6851  { 2667,	3,	1,	0,	0,	"UNPCKHPSrr", 0, 0x2a800105ULL, NULL, NULL, OperandInfo33 },  // Inst #2667 = UNPCKHPSrr
6852  { 2668,	7,	1,	0,	0,	"UNPCKLPDrm", 0|(1<<MCID::MayLoad), 0x29000146ULL, NULL, NULL, OperandInfo32 },  // Inst #2668 = UNPCKLPDrm
6853  { 2669,	3,	1,	0,	0,	"UNPCKLPDrr", 0, 0x29000145ULL, NULL, NULL, OperandInfo33 },  // Inst #2669 = UNPCKLPDrr
6854  { 2670,	7,	1,	0,	0,	"UNPCKLPSrm", 0|(1<<MCID::MayLoad), 0x28800106ULL, NULL, NULL, OperandInfo32 },  // Inst #2670 = UNPCKLPSrm
6855  { 2671,	3,	1,	0,	0,	"UNPCKLPSrr", 0, 0x28800105ULL, NULL, NULL, OperandInfo33 },  // Inst #2671 = UNPCKLPSrr
6856  { 2672,	9,	1,	0,	0,	"VAARG_64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo220 },  // Inst #2672 = VAARG_64
6857  { 2673,	7,	1,	0,	0,	"VADDPDYrm", 0|(1<<MCID::MayLoad), 0xab1000146ULL, NULL, NULL, OperandInfo221 },  // Inst #2673 = VADDPDYrm
6858  { 2674,	3,	1,	0,	0,	"VADDPDYrr", 0|(1<<MCID::Commutable), 0xab1000145ULL, NULL, NULL, OperandInfo222 },  // Inst #2674 = VADDPDYrr
6859  { 2675,	7,	1,	0,	0,	"VADDPDrm", 0|(1<<MCID::MayLoad), 0xab1000146ULL, NULL, NULL, OperandInfo137 },  // Inst #2675 = VADDPDrm
6860  { 2676,	3,	1,	0,	0,	"VADDPDrr", 0|(1<<MCID::Commutable), 0xab1000145ULL, NULL, NULL, OperandInfo138 },  // Inst #2676 = VADDPDrr
6861  { 2677,	7,	1,	0,	0,	"VADDPSYrm", 0|(1<<MCID::MayLoad), 0xab0800106ULL, NULL, NULL, OperandInfo221 },  // Inst #2677 = VADDPSYrm
6862  { 2678,	3,	1,	0,	0,	"VADDPSYrr", 0|(1<<MCID::Commutable), 0xab0800105ULL, NULL, NULL, OperandInfo222 },  // Inst #2678 = VADDPSYrr
6863  { 2679,	7,	1,	0,	0,	"VADDPSrm", 0|(1<<MCID::MayLoad), 0xab0800106ULL, NULL, NULL, OperandInfo137 },  // Inst #2679 = VADDPSrm
6864  { 2680,	3,	1,	0,	0,	"VADDPSrr", 0|(1<<MCID::Commutable), 0xab0800105ULL, NULL, NULL, OperandInfo138 },  // Inst #2680 = VADDPSrr
6865  { 2681,	7,	1,	0,	0,	"VADDSDrm", 0|(1<<MCID::MayLoad), 0x4ab0000b06ULL, NULL, NULL, OperandInfo223 },  // Inst #2681 = VADDSDrm
6866  { 2682,	7,	1,	0,	0,	"VADDSDrm_Int", 0|(1<<MCID::MayLoad), 0x4ab0000b06ULL, NULL, NULL, OperandInfo137 },  // Inst #2682 = VADDSDrm_Int
6867  { 2683,	3,	1,	0,	0,	"VADDSDrr", 0|(1<<MCID::Commutable), 0x4ab0000b05ULL, NULL, NULL, OperandInfo224 },  // Inst #2683 = VADDSDrr
6868  { 2684,	3,	1,	0,	0,	"VADDSDrr_Int", 0, 0x4ab0000b05ULL, NULL, NULL, OperandInfo138 },  // Inst #2684 = VADDSDrr_Int
6869  { 2685,	7,	1,	0,	0,	"VADDSSrm", 0|(1<<MCID::MayLoad), 0x4ab0000c06ULL, NULL, NULL, OperandInfo225 },  // Inst #2685 = VADDSSrm
6870  { 2686,	7,	1,	0,	0,	"VADDSSrm_Int", 0|(1<<MCID::MayLoad), 0x4ab0000c06ULL, NULL, NULL, OperandInfo137 },  // Inst #2686 = VADDSSrm_Int
6871  { 2687,	3,	1,	0,	0,	"VADDSSrr", 0|(1<<MCID::Commutable), 0x4ab0000c05ULL, NULL, NULL, OperandInfo226 },  // Inst #2687 = VADDSSrr
6872  { 2688,	3,	1,	0,	0,	"VADDSSrr_Int", 0, 0x4ab0000c05ULL, NULL, NULL, OperandInfo138 },  // Inst #2688 = VADDSSrr_Int
6873  { 2689,	7,	1,	0,	0,	"VADDSUBPDYrm", 0|(1<<MCID::MayLoad), 0xba1000146ULL, NULL, NULL, OperandInfo221 },  // Inst #2689 = VADDSUBPDYrm
6874  { 2690,	3,	1,	0,	0,	"VADDSUBPDYrr", 0, 0xba1000145ULL, NULL, NULL, OperandInfo222 },  // Inst #2690 = VADDSUBPDYrr
6875  { 2691,	7,	1,	0,	0,	"VADDSUBPDrm", 0|(1<<MCID::MayLoad), 0xba1000146ULL, NULL, NULL, OperandInfo137 },  // Inst #2691 = VADDSUBPDrm
6876  { 2692,	3,	1,	0,	0,	"VADDSUBPDrr", 0, 0xba1000145ULL, NULL, NULL, OperandInfo138 },  // Inst #2692 = VADDSUBPDrr
6877  { 2693,	7,	1,	0,	0,	"VADDSUBPSYrm", 0|(1<<MCID::MayLoad), 0xba1000b06ULL, NULL, NULL, OperandInfo221 },  // Inst #2693 = VADDSUBPSYrm
6878  { 2694,	3,	1,	0,	0,	"VADDSUBPSYrr", 0, 0xba1000b05ULL, NULL, NULL, OperandInfo222 },  // Inst #2694 = VADDSUBPSYrr
6879  { 2695,	7,	1,	0,	0,	"VADDSUBPSrm", 0|(1<<MCID::MayLoad), 0xba1000b06ULL, NULL, NULL, OperandInfo137 },  // Inst #2695 = VADDSUBPSrm
6880  { 2696,	3,	1,	0,	0,	"VADDSUBPSrr", 0, 0xba1000b05ULL, NULL, NULL, OperandInfo138 },  // Inst #2696 = VADDSUBPSrr
6881  { 2697,	7,	1,	0,	0,	"VAESDECLASTrm", 0|(1<<MCID::MayLoad), 0xbbf800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2697 = VAESDECLASTrm
6882  { 2698,	3,	1,	0,	0,	"VAESDECLASTrr", 0, 0xbbf800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2698 = VAESDECLASTrr
6883  { 2699,	7,	1,	0,	0,	"VAESDECrm", 0|(1<<MCID::MayLoad), 0xbbd800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2699 = VAESDECrm
6884  { 2700,	3,	1,	0,	0,	"VAESDECrr", 0, 0xbbd800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2700 = VAESDECrr
6885  { 2701,	7,	1,	0,	0,	"VAESENCLASTrm", 0|(1<<MCID::MayLoad), 0xbbb800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2701 = VAESENCLASTrm
6886  { 2702,	3,	1,	0,	0,	"VAESENCLASTrr", 0, 0xbbb800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2702 = VAESENCLASTrr
6887  { 2703,	7,	1,	0,	0,	"VAESENCrm", 0|(1<<MCID::MayLoad), 0xbb9800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2703 = VAESENCrm
6888  { 2704,	3,	1,	0,	0,	"VAESENCrr", 0, 0xbb9800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2704 = VAESENCrr
6889  { 2705,	6,	1,	0,	0,	"VAESIMCrm", 0|(1<<MCID::MayLoad), 0x3b7800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #2705 = VAESIMCrm
6890  { 2706,	2,	1,	0,	0,	"VAESIMCrr", 0, 0x3b7800d45ULL, NULL, NULL, OperandInfo48 },  // Inst #2706 = VAESIMCrr
6891  { 2707,	7,	1,	0,	0,	"VAESKEYGENASSIST128rm", 0|(1<<MCID::MayLoad), 0x3bf804e46ULL, NULL, NULL, OperandInfo49 },  // Inst #2707 = VAESKEYGENASSIST128rm
6892  { 2708,	3,	1,	0,	0,	"VAESKEYGENASSIST128rr", 0, 0x3bf804e45ULL, NULL, NULL, OperandInfo50 },  // Inst #2708 = VAESKEYGENASSIST128rr
6893  { 2709,	7,	1,	0,	0,	"VANDNPDYrm", 0|(1<<MCID::MayLoad), 0xaab000146ULL, NULL, NULL, OperandInfo221 },  // Inst #2709 = VANDNPDYrm
6894  { 2710,	3,	1,	0,	0,	"VANDNPDYrr", 0|(1<<MCID::Commutable), 0xaab000145ULL, NULL, NULL, OperandInfo222 },  // Inst #2710 = VANDNPDYrr
6895  { 2711,	7,	1,	0,	0,	"VANDNPDrm", 0|(1<<MCID::MayLoad), 0xaab000146ULL, NULL, NULL, OperandInfo137 },  // Inst #2711 = VANDNPDrm
6896  { 2712,	3,	1,	0,	0,	"VANDNPDrr", 0, 0xaab000145ULL, NULL, NULL, OperandInfo138 },  // Inst #2712 = VANDNPDrr
6897  { 2713,	7,	1,	0,	0,	"VANDNPSYrm", 0|(1<<MCID::MayLoad), 0xaaa800106ULL, NULL, NULL, OperandInfo221 },  // Inst #2713 = VANDNPSYrm
6898  { 2714,	3,	1,	0,	0,	"VANDNPSYrr", 0|(1<<MCID::Commutable), 0xaaa800105ULL, NULL, NULL, OperandInfo222 },  // Inst #2714 = VANDNPSYrr
6899  { 2715,	7,	1,	0,	0,	"VANDNPSrm", 0|(1<<MCID::MayLoad), 0xaaa800106ULL, NULL, NULL, OperandInfo137 },  // Inst #2715 = VANDNPSrm
6900  { 2716,	3,	1,	0,	0,	"VANDNPSrr", 0|(1<<MCID::UnmodeledSideEffects), 0xaaa800105ULL, NULL, NULL, OperandInfo138 },  // Inst #2716 = VANDNPSrr
6901  { 2717,	7,	1,	0,	0,	"VANDPDYrm", 0|(1<<MCID::MayLoad), 0xaa9000146ULL, NULL, NULL, OperandInfo221 },  // Inst #2717 = VANDPDYrm
6902  { 2718,	3,	1,	0,	0,	"VANDPDYrr", 0|(1<<MCID::Commutable), 0xaa9000145ULL, NULL, NULL, OperandInfo222 },  // Inst #2718 = VANDPDYrr
6903  { 2719,	7,	1,	0,	0,	"VANDPDrm", 0|(1<<MCID::MayLoad), 0xaa9000146ULL, NULL, NULL, OperandInfo137 },  // Inst #2719 = VANDPDrm
6904  { 2720,	3,	1,	0,	0,	"VANDPDrr", 0|(1<<MCID::Commutable), 0xaa9000145ULL, NULL, NULL, OperandInfo138 },  // Inst #2720 = VANDPDrr
6905  { 2721,	7,	1,	0,	0,	"VANDPSYrm", 0|(1<<MCID::MayLoad), 0xaa8800106ULL, NULL, NULL, OperandInfo221 },  // Inst #2721 = VANDPSYrm
6906  { 2722,	3,	1,	0,	0,	"VANDPSYrr", 0|(1<<MCID::Commutable), 0xaa8800105ULL, NULL, NULL, OperandInfo222 },  // Inst #2722 = VANDPSYrr
6907  { 2723,	7,	1,	0,	0,	"VANDPSrm", 0|(1<<MCID::MayLoad), 0xaa8800106ULL, NULL, NULL, OperandInfo137 },  // Inst #2723 = VANDPSrm
6908  { 2724,	3,	1,	0,	0,	"VANDPSrr", 0|(1<<MCID::Commutable)|(1<<MCID::UnmodeledSideEffects), 0xaa8800105ULL, NULL, NULL, OperandInfo138 },  // Inst #2724 = VANDPSrr
6909  { 2725,	3,	0,	0,	0,	"VASTART_SAVE_XMM_REGS", 0|(1<<MCID::UsesCustomInserter)|(1<<MCID::Variadic), 0x0ULL, NULL, NULL, OperandInfo227 },  // Inst #2725 = VASTART_SAVE_XMM_REGS
6910  { 2726,	8,	1,	0,	0,	"VBLENDPDYrmi", 0|(1<<MCID::MayLoad), 0xa1b804e46ULL, NULL, NULL, OperandInfo228 },  // Inst #2726 = VBLENDPDYrmi
6911  { 2727,	4,	1,	0,	0,	"VBLENDPDYrri", 0, 0xa1b804e45ULL, NULL, NULL, OperandInfo87 },  // Inst #2727 = VBLENDPDYrri
6912  { 2728,	8,	1,	0,	0,	"VBLENDPDrmi", 0|(1<<MCID::MayLoad), 0xa1b804e46ULL, NULL, NULL, OperandInfo136 },  // Inst #2728 = VBLENDPDrmi
6913  { 2729,	4,	1,	0,	0,	"VBLENDPDrri", 0, 0xa1b804e45ULL, NULL, NULL, OperandInfo86 },  // Inst #2729 = VBLENDPDrri
6914  { 2730,	8,	1,	0,	0,	"VBLENDPSYrmi", 0|(1<<MCID::MayLoad), 0xa19804e46ULL, NULL, NULL, OperandInfo228 },  // Inst #2730 = VBLENDPSYrmi
6915  { 2731,	4,	1,	0,	0,	"VBLENDPSYrri", 0, 0xa19804e45ULL, NULL, NULL, OperandInfo87 },  // Inst #2731 = VBLENDPSYrri
6916  { 2732,	8,	1,	0,	0,	"VBLENDPSrmi", 0|(1<<MCID::MayLoad), 0xa19804e46ULL, NULL, NULL, OperandInfo136 },  // Inst #2732 = VBLENDPSrmi
6917  { 2733,	4,	1,	0,	0,	"VBLENDPSrri", 0, 0xa19804e45ULL, NULL, NULL, OperandInfo86 },  // Inst #2733 = VBLENDPSrri
6918  { 2734,	8,	1,	0,	0,	"VBLENDVPDYrm", 0|(1<<MCID::MayLoad), 0x1a97800e46ULL, NULL, NULL, OperandInfo229 },  // Inst #2734 = VBLENDVPDYrm
6919  { 2735,	4,	1,	0,	0,	"VBLENDVPDYrr", 0, 0x1a97800e45ULL, NULL, NULL, OperandInfo230 },  // Inst #2735 = VBLENDVPDYrr
6920  { 2736,	8,	1,	0,	0,	"VBLENDVPDrm", 0|(1<<MCID::MayLoad), 0x1a97800e46ULL, NULL, NULL, OperandInfo231 },  // Inst #2736 = VBLENDVPDrm
6921  { 2737,	4,	1,	0,	0,	"VBLENDVPDrr", 0, 0x1a97800e45ULL, NULL, NULL, OperandInfo232 },  // Inst #2737 = VBLENDVPDrr
6922  { 2738,	8,	1,	0,	0,	"VBLENDVPSYrm", 0|(1<<MCID::MayLoad), 0x1a95800e46ULL, NULL, NULL, OperandInfo229 },  // Inst #2738 = VBLENDVPSYrm
6923  { 2739,	4,	1,	0,	0,	"VBLENDVPSYrr", 0, 0x1a95800e45ULL, NULL, NULL, OperandInfo230 },  // Inst #2739 = VBLENDVPSYrr
6924  { 2740,	8,	1,	0,	0,	"VBLENDVPSrm", 0|(1<<MCID::MayLoad), 0x1a95800e46ULL, NULL, NULL, OperandInfo231 },  // Inst #2740 = VBLENDVPSrm
6925  { 2741,	4,	1,	0,	0,	"VBLENDVPSrr", 0, 0x1a95800e45ULL, NULL, NULL, OperandInfo232 },  // Inst #2741 = VBLENDVPSrr
6926  { 2742,	6,	1,	0,	0,	"VBROADCASTF128", 0|(1<<MCID::MayLoad), 0x235800d46ULL, NULL, NULL, OperandInfo233 },  // Inst #2742 = VBROADCASTF128
6927  { 2743,	6,	1,	0,	0,	"VBROADCASTSD", 0|(1<<MCID::MayLoad), 0x233800d46ULL, NULL, NULL, OperandInfo233 },  // Inst #2743 = VBROADCASTSD
6928  { 2744,	6,	1,	0,	0,	"VBROADCASTSS", 0|(1<<MCID::MayLoad), 0x231800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #2744 = VBROADCASTSS
6929  { 2745,	6,	1,	0,	0,	"VBROADCASTSSY", 0|(1<<MCID::MayLoad), 0x231800d46ULL, NULL, NULL, OperandInfo233 },  // Inst #2745 = VBROADCASTSSY
6930  { 2746,	8,	1,	0,	0,	"VCMPPDYrmi", 0|(1<<MCID::MayLoad), 0xb85004146ULL, NULL, NULL, OperandInfo228 },  // Inst #2746 = VCMPPDYrmi
6931  { 2747,	8,	1,	0,	0,	"VCMPPDYrmi_alt", 0|(1<<MCID::UnmodeledSideEffects), 0xb85004146ULL, NULL, NULL, OperandInfo228 },  // Inst #2747 = VCMPPDYrmi_alt
6932  { 2748,	4,	1,	0,	0,	"VCMPPDYrri", 0, 0xb85004145ULL, NULL, NULL, OperandInfo87 },  // Inst #2748 = VCMPPDYrri
6933  { 2749,	4,	1,	0,	0,	"VCMPPDYrri_alt", 0|(1<<MCID::UnmodeledSideEffects), 0xb85004145ULL, NULL, NULL, OperandInfo87 },  // Inst #2749 = VCMPPDYrri_alt
6934  { 2750,	8,	1,	0,	0,	"VCMPPDrmi", 0|(1<<MCID::MayLoad), 0xb85004146ULL, NULL, NULL, OperandInfo136 },  // Inst #2750 = VCMPPDrmi
6935  { 2751,	8,	1,	0,	0,	"VCMPPDrmi_alt", 0|(1<<MCID::UnmodeledSideEffects), 0xb85004146ULL, NULL, NULL, OperandInfo136 },  // Inst #2751 = VCMPPDrmi_alt
6936  { 2752,	4,	1,	0,	0,	"VCMPPDrri", 0, 0xb85004145ULL, NULL, NULL, OperandInfo86 },  // Inst #2752 = VCMPPDrri
6937  { 2753,	4,	1,	0,	0,	"VCMPPDrri_alt", 0|(1<<MCID::UnmodeledSideEffects), 0xb85004145ULL, NULL, NULL, OperandInfo86 },  // Inst #2753 = VCMPPDrri_alt
6938  { 2754,	8,	1,	0,	0,	"VCMPPSYrmi", 0|(1<<MCID::MayLoad), 0xb84804106ULL, NULL, NULL, OperandInfo228 },  // Inst #2754 = VCMPPSYrmi
6939  { 2755,	8,	1,	0,	0,	"VCMPPSYrmi_alt", 0|(1<<MCID::UnmodeledSideEffects), 0xb84804106ULL, NULL, NULL, OperandInfo228 },  // Inst #2755 = VCMPPSYrmi_alt
6940  { 2756,	4,	1,	0,	0,	"VCMPPSYrri", 0, 0xb84804105ULL, NULL, NULL, OperandInfo87 },  // Inst #2756 = VCMPPSYrri
6941  { 2757,	4,	1,	0,	0,	"VCMPPSYrri_alt", 0|(1<<MCID::UnmodeledSideEffects), 0xb84804105ULL, NULL, NULL, OperandInfo87 },  // Inst #2757 = VCMPPSYrri_alt
6942  { 2758,	8,	1,	0,	0,	"VCMPPSrmi", 0|(1<<MCID::MayLoad), 0xb84804106ULL, NULL, NULL, OperandInfo136 },  // Inst #2758 = VCMPPSrmi
6943  { 2759,	8,	1,	0,	0,	"VCMPPSrmi_alt", 0|(1<<MCID::UnmodeledSideEffects), 0xb84804106ULL, NULL, NULL, OperandInfo136 },  // Inst #2759 = VCMPPSrmi_alt
6944  { 2760,	4,	1,	0,	0,	"VCMPPSrri", 0, 0xb84804105ULL, NULL, NULL, OperandInfo86 },  // Inst #2760 = VCMPPSrri
6945  { 2761,	4,	1,	0,	0,	"VCMPPSrri_alt", 0|(1<<MCID::UnmodeledSideEffects), 0xb84804105ULL, NULL, NULL, OperandInfo86 },  // Inst #2761 = VCMPPSrri_alt
6946  { 2762,	8,	1,	0,	0,	"VCMPSDrm", 0|(1<<MCID::MayLoad), 0x4b84004b06ULL, NULL, NULL, OperandInfo234 },  // Inst #2762 = VCMPSDrm
6947  { 2763,	8,	1,	0,	0,	"VCMPSDrm_alt", 0|(1<<MCID::MayLoad), 0x4b84004b06ULL, NULL, NULL, OperandInfo234 },  // Inst #2763 = VCMPSDrm_alt
6948  { 2764,	4,	1,	0,	0,	"VCMPSDrr", 0, 0x4b84004b05ULL, NULL, NULL, OperandInfo79 },  // Inst #2764 = VCMPSDrr
6949  { 2765,	4,	1,	0,	0,	"VCMPSDrr_alt", 0, 0x4b84004b05ULL, NULL, NULL, OperandInfo79 },  // Inst #2765 = VCMPSDrr_alt
6950  { 2766,	8,	1,	0,	0,	"VCMPSSrm", 0|(1<<MCID::MayLoad), 0x4b84004c06ULL, NULL, NULL, OperandInfo235 },  // Inst #2766 = VCMPSSrm
6951  { 2767,	8,	1,	0,	0,	"VCMPSSrm_alt", 0|(1<<MCID::MayLoad), 0x4b84004c06ULL, NULL, NULL, OperandInfo235 },  // Inst #2767 = VCMPSSrm_alt
6952  { 2768,	4,	1,	0,	0,	"VCMPSSrr", 0, 0x4b84004c05ULL, NULL, NULL, OperandInfo78 },  // Inst #2768 = VCMPSSrr
6953  { 2769,	4,	1,	0,	0,	"VCMPSSrr_alt", 0, 0x4b84004c05ULL, NULL, NULL, OperandInfo78 },  // Inst #2769 = VCMPSSrr_alt
6954  { 2770,	6,	0,	0,	0,	"VCOMISDrm", 0|(1<<MCID::UnmodeledSideEffects), 0x425f000146ULL, NULL, ImplicitList1, OperandInfo47 },  // Inst #2770 = VCOMISDrm
6955  { 2771,	2,	0,	0,	0,	"VCOMISDrr", 0|(1<<MCID::UnmodeledSideEffects), 0x425f000145ULL, NULL, ImplicitList1, OperandInfo48 },  // Inst #2771 = VCOMISDrr
6956  { 2772,	6,	0,	0,	0,	"VCOMISSrm", 0|(1<<MCID::UnmodeledSideEffects), 0x425e800106ULL, NULL, ImplicitList1, OperandInfo47 },  // Inst #2772 = VCOMISSrm
6957  { 2773,	2,	0,	0,	0,	"VCOMISSrr", 0|(1<<MCID::UnmodeledSideEffects), 0x425e800105ULL, NULL, ImplicitList1, OperandInfo48 },  // Inst #2773 = VCOMISSrr
6958  { 2774,	6,	1,	0,	0,	"VCVTDQ2PDYrm", 0|(1<<MCID::UnmodeledSideEffects), 0x3cc800c06ULL, NULL, NULL, OperandInfo233 },  // Inst #2774 = VCVTDQ2PDYrm
6959  { 2775,	2,	1,	0,	0,	"VCVTDQ2PDYrr", 0|(1<<MCID::UnmodeledSideEffects), 0x3cc800c05ULL, NULL, NULL, OperandInfo236 },  // Inst #2775 = VCVTDQ2PDYrr
6960  { 2776,	6,	1,	0,	0,	"VCVTDQ2PDrm", 0|(1<<MCID::UnmodeledSideEffects), 0x3cc800c06ULL, NULL, NULL, OperandInfo47 },  // Inst #2776 = VCVTDQ2PDrm
6961  { 2777,	2,	1,	0,	0,	"VCVTDQ2PDrr", 0|(1<<MCID::UnmodeledSideEffects), 0x3cc800c05ULL, NULL, NULL, OperandInfo48 },  // Inst #2777 = VCVTDQ2PDrr
6962  { 2778,	6,	1,	0,	0,	"VCVTDQ2PSYrm", 0|(1<<MCID::UnmodeledSideEffects), 0x2b6800106ULL, NULL, NULL, OperandInfo233 },  // Inst #2778 = VCVTDQ2PSYrm
6963  { 2779,	2,	1,	0,	0,	"VCVTDQ2PSYrr", 0|(1<<MCID::UnmodeledSideEffects), 0x2b6800105ULL, NULL, NULL, OperandInfo237 },  // Inst #2779 = VCVTDQ2PSYrr
6964  { 2780,	6,	1,	0,	0,	"VCVTDQ2PSrm", 0|(1<<MCID::UnmodeledSideEffects), 0x2b6800106ULL, NULL, NULL, OperandInfo47 },  // Inst #2780 = VCVTDQ2PSrm
6965  { 2781,	2,	1,	0,	0,	"VCVTDQ2PSrr", 0|(1<<MCID::UnmodeledSideEffects), 0x2b6800105ULL, NULL, NULL, OperandInfo48 },  // Inst #2781 = VCVTDQ2PSrr
6966  { 2782,	2,	1,	0,	0,	"VCVTPD2DQXrYr", 0|(1<<MCID::UnmodeledSideEffects), 0x3cd000b05ULL, NULL, NULL, OperandInfo238 },  // Inst #2782 = VCVTPD2DQXrYr
6967  { 2783,	6,	1,	0,	0,	"VCVTPD2DQXrm", 0|(1<<MCID::UnmodeledSideEffects), 0x3cd000b06ULL, NULL, NULL, OperandInfo47 },  // Inst #2783 = VCVTPD2DQXrm
6968  { 2784,	2,	1,	0,	0,	"VCVTPD2DQXrr", 0|(1<<MCID::UnmodeledSideEffects), 0x3cd000b05ULL, NULL, NULL, OperandInfo48 },  // Inst #2784 = VCVTPD2DQXrr
6969  { 2785,	6,	1,	0,	0,	"VCVTPD2DQYrm", 0|(1<<MCID::UnmodeledSideEffects), 0x23cd000b06ULL, NULL, NULL, OperandInfo47 },  // Inst #2785 = VCVTPD2DQYrm
6970  { 2786,	2,	1,	0,	0,	"VCVTPD2DQYrr", 0|(1<<MCID::UnmodeledSideEffects), 0x3cd000b05ULL, NULL, NULL, OperandInfo238 },  // Inst #2786 = VCVTPD2DQYrr
6971  { 2787,	2,	1,	0,	0,	"VCVTPD2DQrr", 0|(1<<MCID::UnmodeledSideEffects), 0x3cd000b05ULL, NULL, NULL, OperandInfo48 },  // Inst #2787 = VCVTPD2DQrr
6972  { 2788,	2,	1,	0,	0,	"VCVTPD2PSXrYr", 0|(1<<MCID::UnmodeledSideEffects), 0x2b5000145ULL, NULL, NULL, OperandInfo238 },  // Inst #2788 = VCVTPD2PSXrYr
6973  { 2789,	6,	1,	0,	0,	"VCVTPD2PSXrm", 0|(1<<MCID::UnmodeledSideEffects), 0x2b5000146ULL, NULL, NULL, OperandInfo47 },  // Inst #2789 = VCVTPD2PSXrm
6974  { 2790,	2,	1,	0,	0,	"VCVTPD2PSXrr", 0|(1<<MCID::UnmodeledSideEffects), 0x2b5000145ULL, NULL, NULL, OperandInfo48 },  // Inst #2790 = VCVTPD2PSXrr
6975  { 2791,	6,	1,	0,	0,	"VCVTPD2PSYrm", 0|(1<<MCID::UnmodeledSideEffects), 0x22b5000146ULL, NULL, NULL, OperandInfo47 },  // Inst #2791 = VCVTPD2PSYrm
6976  { 2792,	2,	1,	0,	0,	"VCVTPD2PSYrr", 0|(1<<MCID::UnmodeledSideEffects), 0x2b5000145ULL, NULL, NULL, OperandInfo238 },  // Inst #2792 = VCVTPD2PSYrr
6977  { 2793,	2,	1,	0,	0,	"VCVTPD2PSrr", 0|(1<<MCID::UnmodeledSideEffects), 0x2b5000145ULL, NULL, NULL, OperandInfo48 },  // Inst #2793 = VCVTPD2PSrr
6978  { 2794,	6,	1,	0,	0,	"VCVTPH2PSYrm", 0|(1<<MCID::UnmodeledSideEffects), 0x226000d46ULL, NULL, NULL, OperandInfo233 },  // Inst #2794 = VCVTPH2PSYrm
6979  { 2795,	2,	1,	0,	0,	"VCVTPH2PSYrr", 0|(1<<MCID::UnmodeledSideEffects), 0x226000d45ULL, NULL, NULL, OperandInfo236 },  // Inst #2795 = VCVTPH2PSYrr
6980  { 2796,	6,	1,	0,	0,	"VCVTPH2PSrm", 0|(1<<MCID::UnmodeledSideEffects), 0x226000d46ULL, NULL, NULL, OperandInfo47 },  // Inst #2796 = VCVTPH2PSrm
6981  { 2797,	2,	1,	0,	0,	"VCVTPH2PSrr", 0|(1<<MCID::UnmodeledSideEffects), 0x226000d45ULL, NULL, NULL, OperandInfo48 },  // Inst #2797 = VCVTPH2PSrr
6982  { 2798,	6,	1,	0,	0,	"VCVTPS2DQYrm", 0|(1<<MCID::UnmodeledSideEffects), 0x2b7000146ULL, NULL, NULL, OperandInfo233 },  // Inst #2798 = VCVTPS2DQYrm
6983  { 2799,	2,	1,	0,	0,	"VCVTPS2DQYrr", 0|(1<<MCID::UnmodeledSideEffects), 0x2b7000145ULL, NULL, NULL, OperandInfo237 },  // Inst #2799 = VCVTPS2DQYrr
6984  { 2800,	6,	1,	0,	0,	"VCVTPS2DQrm", 0|(1<<MCID::UnmodeledSideEffects), 0x2b7000146ULL, NULL, NULL, OperandInfo47 },  // Inst #2800 = VCVTPS2DQrm
6985  { 2801,	2,	1,	0,	0,	"VCVTPS2DQrr", 0|(1<<MCID::UnmodeledSideEffects), 0x2b7000145ULL, NULL, NULL, OperandInfo48 },  // Inst #2801 = VCVTPS2DQrr
6986  { 2802,	6,	1,	0,	0,	"VCVTPS2PDYrm", 0|(1<<MCID::UnmodeledSideEffects), 0x2b4000106ULL, NULL, NULL, OperandInfo233 },  // Inst #2802 = VCVTPS2PDYrm
6987  { 2803,	2,	1,	0,	0,	"VCVTPS2PDYrr", 0|(1<<MCID::UnmodeledSideEffects), 0x2b4000105ULL, NULL, NULL, OperandInfo236 },  // Inst #2803 = VCVTPS2PDYrr
6988  { 2804,	6,	1,	0,	0,	"VCVTPS2PDrm", 0|(1<<MCID::UnmodeledSideEffects), 0x2b4000106ULL, NULL, NULL, OperandInfo47 },  // Inst #2804 = VCVTPS2PDrm
6989  { 2805,	2,	1,	0,	0,	"VCVTPS2PDrr", 0|(1<<MCID::UnmodeledSideEffects), 0x2b4000105ULL, NULL, NULL, OperandInfo48 },  // Inst #2805 = VCVTPS2PDrr
6990  { 2806,	7,	1,	0,	0,	"VCVTPS2PHYmr", 0|(1<<MCID::UnmodeledSideEffects), 0x23a004e44ULL, NULL, NULL, OperandInfo239 },  // Inst #2806 = VCVTPS2PHYmr
6991  { 2807,	3,	1,	0,	0,	"VCVTPS2PHYrr", 0|(1<<MCID::UnmodeledSideEffects), 0x23a004e43ULL, NULL, NULL, OperandInfo240 },  // Inst #2807 = VCVTPS2PHYrr
6992  { 2808,	7,	1,	0,	0,	"VCVTPS2PHmr", 0|(1<<MCID::UnmodeledSideEffects), 0x23a004e44ULL, NULL, NULL, OperandInfo115 },  // Inst #2808 = VCVTPS2PHmr
6993  { 2809,	3,	1,	0,	0,	"VCVTPS2PHrr", 0|(1<<MCID::UnmodeledSideEffects), 0x23a004e43ULL, NULL, NULL, OperandInfo50 },  // Inst #2809 = VCVTPS2PHrr
6994  { 2810,	6,	1,	0,	0,	"VCVTSD2SI64rm", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x465a000b06ULL, NULL, NULL, OperandInfo13 },  // Inst #2810 = VCVTSD2SI64rm
6995  { 2811,	2,	1,	0,	0,	"VCVTSD2SI64rr", 0|(1<<MCID::UnmodeledSideEffects), 0x465a000b05ULL, NULL, NULL, OperandInfo109 },  // Inst #2811 = VCVTSD2SI64rr
6996  { 2812,	6,	1,	0,	0,	"VCVTSD2SIrm", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x425a000b06ULL, NULL, NULL, OperandInfo12 },  // Inst #2812 = VCVTSD2SIrm
6997  { 2813,	2,	1,	0,	0,	"VCVTSD2SIrr", 0|(1<<MCID::UnmodeledSideEffects), 0x425a000b05ULL, NULL, NULL, OperandInfo110 },  // Inst #2813 = VCVTSD2SIrr
6998  { 2814,	7,	1,	0,	0,	"VCVTSD2SSrm", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x4ab4000b06ULL, NULL, NULL, OperandInfo241 },  // Inst #2814 = VCVTSD2SSrm
6999  { 2815,	3,	1,	0,	0,	"VCVTSD2SSrr", 0|(1<<MCID::UnmodeledSideEffects), 0x4ab4000b05ULL, NULL, NULL, OperandInfo242 },  // Inst #2815 = VCVTSD2SSrr
7000  { 2816,	7,	1,	0,	0,	"VCVTSI2SD64rm", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x4e54000b06ULL, NULL, NULL, OperandInfo223 },  // Inst #2816 = VCVTSI2SD64rm
7001  { 2817,	3,	1,	0,	0,	"VCVTSI2SD64rr", 0|(1<<MCID::UnmodeledSideEffects), 0x4e54000b05ULL, NULL, NULL, OperandInfo243 },  // Inst #2817 = VCVTSI2SD64rr
7002  { 2818,	7,	1,	0,	0,	"VCVTSI2SDLrm", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x4a54000b06ULL, NULL, NULL, OperandInfo223 },  // Inst #2818 = VCVTSI2SDLrm
7003  { 2819,	3,	1,	0,	0,	"VCVTSI2SDLrr", 0|(1<<MCID::UnmodeledSideEffects), 0x4a54000b05ULL, NULL, NULL, OperandInfo244 },  // Inst #2819 = VCVTSI2SDLrr
7004  { 2820,	7,	1,	0,	0,	"VCVTSI2SDrm", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x4a54000b06ULL, NULL, NULL, OperandInfo223 },  // Inst #2820 = VCVTSI2SDrm
7005  { 2821,	3,	1,	0,	0,	"VCVTSI2SDrr", 0|(1<<MCID::UnmodeledSideEffects), 0x4a54000b05ULL, NULL, NULL, OperandInfo244 },  // Inst #2821 = VCVTSI2SDrr
7006  { 2822,	7,	1,	0,	0,	"VCVTSI2SS64rm", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x4e54000c06ULL, NULL, NULL, OperandInfo225 },  // Inst #2822 = VCVTSI2SS64rm
7007  { 2823,	3,	1,	0,	0,	"VCVTSI2SS64rr", 0|(1<<MCID::UnmodeledSideEffects), 0x4e54000c05ULL, NULL, NULL, OperandInfo245 },  // Inst #2823 = VCVTSI2SS64rr
7008  { 2824,	7,	1,	0,	0,	"VCVTSI2SSrm", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x4a54000c06ULL, NULL, NULL, OperandInfo225 },  // Inst #2824 = VCVTSI2SSrm
7009  { 2825,	3,	1,	0,	0,	"VCVTSI2SSrr", 0|(1<<MCID::UnmodeledSideEffects), 0x4a54000c05ULL, NULL, NULL, OperandInfo246 },  // Inst #2825 = VCVTSI2SSrr
7010  { 2826,	7,	1,	0,	0,	"VCVTSS2SDrm", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x4ab4000c06ULL, NULL, NULL, OperandInfo247 },  // Inst #2826 = VCVTSS2SDrm
7011  { 2827,	3,	1,	0,	0,	"VCVTSS2SDrr", 0|(1<<MCID::UnmodeledSideEffects), 0x4ab4000c05ULL, NULL, NULL, OperandInfo248 },  // Inst #2827 = VCVTSS2SDrr
7012  { 2828,	6,	1,	0,	0,	"VCVTSS2SI64rm", 0|(1<<MCID::UnmodeledSideEffects), 0x465a000c06ULL, NULL, NULL, OperandInfo13 },  // Inst #2828 = VCVTSS2SI64rm
7013  { 2829,	2,	1,	0,	0,	"VCVTSS2SI64rr", 0|(1<<MCID::UnmodeledSideEffects), 0x465a000c05ULL, NULL, NULL, OperandInfo107 },  // Inst #2829 = VCVTSS2SI64rr
7014  { 2830,	6,	1,	0,	0,	"VCVTSS2SIrm", 0|(1<<MCID::UnmodeledSideEffects), 0x425a000c06ULL, NULL, NULL, OperandInfo12 },  // Inst #2830 = VCVTSS2SIrm
7015  { 2831,	2,	1,	0,	0,	"VCVTSS2SIrr", 0|(1<<MCID::UnmodeledSideEffects), 0x425a000c05ULL, NULL, NULL, OperandInfo108 },  // Inst #2831 = VCVTSS2SIrr
7016  { 2832,	2,	1,	0,	0,	"VCVTTPD2DQXrYr", 0|(1<<MCID::UnmodeledSideEffects), 0x3cd000145ULL, NULL, NULL, OperandInfo238 },  // Inst #2832 = VCVTTPD2DQXrYr
7017  { 2833,	6,	1,	0,	0,	"VCVTTPD2DQXrm", 0|(1<<MCID::UnmodeledSideEffects), 0x3cd000146ULL, NULL, NULL, OperandInfo47 },  // Inst #2833 = VCVTTPD2DQXrm
7018  { 2834,	2,	1,	0,	0,	"VCVTTPD2DQXrr", 0|(1<<MCID::UnmodeledSideEffects), 0x3cd000145ULL, NULL, NULL, OperandInfo48 },  // Inst #2834 = VCVTTPD2DQXrr
7019  { 2835,	6,	1,	0,	0,	"VCVTTPD2DQYrm", 0|(1<<MCID::UnmodeledSideEffects), 0x23cd000146ULL, NULL, NULL, OperandInfo47 },  // Inst #2835 = VCVTTPD2DQYrm
7020  { 2836,	2,	1,	0,	0,	"VCVTTPD2DQYrr", 0|(1<<MCID::UnmodeledSideEffects), 0x3cd000145ULL, NULL, NULL, OperandInfo238 },  // Inst #2836 = VCVTTPD2DQYrr
7021  { 2837,	6,	1,	0,	0,	"VCVTTPD2DQrm", 0|(1<<MCID::MayLoad), 0x3cd000146ULL, NULL, NULL, OperandInfo47 },  // Inst #2837 = VCVTTPD2DQrm
7022  { 2838,	2,	1,	0,	0,	"VCVTTPD2DQrr", 0, 0x3cd000145ULL, NULL, NULL, OperandInfo48 },  // Inst #2838 = VCVTTPD2DQrr
7023  { 2839,	6,	1,	0,	0,	"VCVTTPS2DQYrm", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x2b6000c06ULL, NULL, NULL, OperandInfo233 },  // Inst #2839 = VCVTTPS2DQYrm
7024  { 2840,	2,	1,	0,	0,	"VCVTTPS2DQYrr", 0|(1<<MCID::UnmodeledSideEffects), 0x2b6000c05ULL, NULL, NULL, OperandInfo237 },  // Inst #2840 = VCVTTPS2DQYrr
7025  { 2841,	6,	1,	0,	0,	"VCVTTPS2DQrm", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x2b6000c06ULL, NULL, NULL, OperandInfo47 },  // Inst #2841 = VCVTTPS2DQrm
7026  { 2842,	2,	1,	0,	0,	"VCVTTPS2DQrr", 0|(1<<MCID::UnmodeledSideEffects), 0x2b6000c05ULL, NULL, NULL, OperandInfo48 },  // Inst #2842 = VCVTTPS2DQrr
7027  { 2843,	6,	1,	0,	0,	"VCVTTSD2SI64rm", 0|(1<<MCID::MayLoad), 0x4658000b06ULL, NULL, NULL, OperandInfo13 },  // Inst #2843 = VCVTTSD2SI64rm
7028  { 2844,	2,	1,	0,	0,	"VCVTTSD2SI64rr", 0, 0x4658000b05ULL, NULL, NULL, OperandInfo109 },  // Inst #2844 = VCVTTSD2SI64rr
7029  { 2845,	6,	1,	0,	0,	"VCVTTSD2SIrm", 0|(1<<MCID::MayLoad), 0x4258000b06ULL, NULL, NULL, OperandInfo12 },  // Inst #2845 = VCVTTSD2SIrm
7030  { 2846,	2,	1,	0,	0,	"VCVTTSD2SIrr", 0, 0x4258000b05ULL, NULL, NULL, OperandInfo110 },  // Inst #2846 = VCVTTSD2SIrr
7031  { 2847,	6,	1,	0,	0,	"VCVTTSS2SI64rm", 0|(1<<MCID::MayLoad), 0x4658000c06ULL, NULL, NULL, OperandInfo13 },  // Inst #2847 = VCVTTSS2SI64rm
7032  { 2848,	2,	1,	0,	0,	"VCVTTSS2SI64rr", 0, 0x4658000c05ULL, NULL, NULL, OperandInfo107 },  // Inst #2848 = VCVTTSS2SI64rr
7033  { 2849,	6,	1,	0,	0,	"VCVTTSS2SIrm", 0|(1<<MCID::MayLoad), 0x4258000c06ULL, NULL, NULL, OperandInfo12 },  // Inst #2849 = VCVTTSS2SIrm
7034  { 2850,	2,	1,	0,	0,	"VCVTTSS2SIrr", 0, 0x4258000c05ULL, NULL, NULL, OperandInfo108 },  // Inst #2850 = VCVTTSS2SIrr
7035  { 2851,	7,	1,	0,	0,	"VDIVPDYrm", 0|(1<<MCID::MayLoad), 0xabd000146ULL, NULL, NULL, OperandInfo221 },  // Inst #2851 = VDIVPDYrm
7036  { 2852,	3,	1,	0,	0,	"VDIVPDYrr", 0, 0xabd000145ULL, NULL, NULL, OperandInfo222 },  // Inst #2852 = VDIVPDYrr
7037  { 2853,	7,	1,	0,	0,	"VDIVPDrm", 0|(1<<MCID::MayLoad), 0xabd000146ULL, NULL, NULL, OperandInfo137 },  // Inst #2853 = VDIVPDrm
7038  { 2854,	3,	1,	0,	0,	"VDIVPDrr", 0, 0xabd000145ULL, NULL, NULL, OperandInfo138 },  // Inst #2854 = VDIVPDrr
7039  { 2855,	7,	1,	0,	0,	"VDIVPSYrm", 0|(1<<MCID::MayLoad), 0xabc800106ULL, NULL, NULL, OperandInfo221 },  // Inst #2855 = VDIVPSYrm
7040  { 2856,	3,	1,	0,	0,	"VDIVPSYrr", 0, 0xabc800105ULL, NULL, NULL, OperandInfo222 },  // Inst #2856 = VDIVPSYrr
7041  { 2857,	7,	1,	0,	0,	"VDIVPSrm", 0|(1<<MCID::MayLoad), 0xabc800106ULL, NULL, NULL, OperandInfo137 },  // Inst #2857 = VDIVPSrm
7042  { 2858,	3,	1,	0,	0,	"VDIVPSrr", 0, 0xabc800105ULL, NULL, NULL, OperandInfo138 },  // Inst #2858 = VDIVPSrr
7043  { 2859,	7,	1,	0,	0,	"VDIVSDrm", 0|(1<<MCID::MayLoad), 0x4abc000b06ULL, NULL, NULL, OperandInfo223 },  // Inst #2859 = VDIVSDrm
7044  { 2860,	7,	1,	0,	0,	"VDIVSDrm_Int", 0|(1<<MCID::MayLoad), 0x4abc000b06ULL, NULL, NULL, OperandInfo137 },  // Inst #2860 = VDIVSDrm_Int
7045  { 2861,	3,	1,	0,	0,	"VDIVSDrr", 0, 0x4abc000b05ULL, NULL, NULL, OperandInfo224 },  // Inst #2861 = VDIVSDrr
7046  { 2862,	3,	1,	0,	0,	"VDIVSDrr_Int", 0, 0x4abc000b05ULL, NULL, NULL, OperandInfo138 },  // Inst #2862 = VDIVSDrr_Int
7047  { 2863,	7,	1,	0,	0,	"VDIVSSrm", 0|(1<<MCID::MayLoad), 0x4abc000c06ULL, NULL, NULL, OperandInfo225 },  // Inst #2863 = VDIVSSrm
7048  { 2864,	7,	1,	0,	0,	"VDIVSSrm_Int", 0|(1<<MCID::MayLoad), 0x4abc000c06ULL, NULL, NULL, OperandInfo137 },  // Inst #2864 = VDIVSSrm_Int
7049  { 2865,	3,	1,	0,	0,	"VDIVSSrr", 0, 0x4abc000c05ULL, NULL, NULL, OperandInfo226 },  // Inst #2865 = VDIVSSrr
7050  { 2866,	3,	1,	0,	0,	"VDIVSSrr_Int", 0, 0x4abc000c05ULL, NULL, NULL, OperandInfo138 },  // Inst #2866 = VDIVSSrr_Int
7051  { 2867,	8,	1,	0,	0,	"VDPPDrmi", 0|(1<<MCID::MayLoad), 0xa83804e46ULL, NULL, NULL, OperandInfo136 },  // Inst #2867 = VDPPDrmi
7052  { 2868,	4,	1,	0,	0,	"VDPPDrri", 0|(1<<MCID::Commutable), 0xa83804e45ULL, NULL, NULL, OperandInfo86 },  // Inst #2868 = VDPPDrri
7053  { 2869,	8,	1,	0,	0,	"VDPPSYrmi", 0|(1<<MCID::MayLoad), 0xa81804e46ULL, NULL, NULL, OperandInfo228 },  // Inst #2869 = VDPPSYrmi
7054  { 2870,	4,	1,	0,	0,	"VDPPSYrri", 0|(1<<MCID::Commutable), 0xa81804e45ULL, NULL, NULL, OperandInfo87 },  // Inst #2870 = VDPPSYrri
7055  { 2871,	8,	1,	0,	0,	"VDPPSrmi", 0|(1<<MCID::MayLoad), 0xa81804e46ULL, NULL, NULL, OperandInfo136 },  // Inst #2871 = VDPPSrmi
7056  { 2872,	4,	1,	0,	0,	"VDPPSrri", 0|(1<<MCID::Commutable), 0xa81804e45ULL, NULL, NULL, OperandInfo86 },  // Inst #2872 = VDPPSrri
7057  { 2873,	5,	0,	0,	0,	"VERRm", 0|(1<<MCID::UnmodeledSideEffects), 0x11cULL, NULL, NULL, OperandInfo38 },  // Inst #2873 = VERRm
7058  { 2874,	1,	0,	0,	0,	"VERRr", 0|(1<<MCID::UnmodeledSideEffects), 0x114ULL, NULL, NULL, OperandInfo113 },  // Inst #2874 = VERRr
7059  { 2875,	5,	0,	0,	0,	"VERWm", 0|(1<<MCID::UnmodeledSideEffects), 0x11dULL, NULL, NULL, OperandInfo38 },  // Inst #2875 = VERWm
7060  { 2876,	1,	0,	0,	0,	"VERWr", 0|(1<<MCID::UnmodeledSideEffects), 0x115ULL, NULL, NULL, OperandInfo113 },  // Inst #2876 = VERWr
7061  { 2877,	7,	0,	0,	0,	"VEXTRACTF128mr", 0|(1<<MCID::UnmodeledSideEffects), 0x233804e44ULL, NULL, NULL, OperandInfo239 },  // Inst #2877 = VEXTRACTF128mr
7062  { 2878,	3,	1,	0,	0,	"VEXTRACTF128rr", 0|(1<<MCID::UnmodeledSideEffects), 0x233804e43ULL, NULL, NULL, OperandInfo240 },  // Inst #2878 = VEXTRACTF128rr
7063  { 2879,	7,	0,	0,	0,	"VEXTRACTPSmr", 0|(1<<MCID::MayStore), 0x22f804e44ULL, NULL, NULL, OperandInfo115 },  // Inst #2879 = VEXTRACTPSmr
7064  { 2880,	3,	1,	0,	0,	"VEXTRACTPSrr", 0, 0x22f804e43ULL, NULL, NULL, OperandInfo116 },  // Inst #2880 = VEXTRACTPSrr
7065  { 2881,	3,	1,	0,	0,	"VEXTRACTPSrr64", 0|(1<<MCID::UnmodeledSideEffects), 0x22f804e43ULL, NULL, NULL, OperandInfo200 },  // Inst #2881 = VEXTRACTPSrr64
7066  { 2882,	7,	1,	0,	0,	"VFMADDPDr132m", 0|(1<<MCID::UnmodeledSideEffects), 0xf31800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2882 = VFMADDPDr132m
7067  { 2883,	7,	1,	0,	0,	"VFMADDPDr132mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf31800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #2883 = VFMADDPDr132mY
7068  { 2884,	3,	1,	0,	0,	"VFMADDPDr132r", 0|(1<<MCID::UnmodeledSideEffects), 0xf31800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2884 = VFMADDPDr132r
7069  { 2885,	3,	1,	0,	0,	"VFMADDPDr132rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf31800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #2885 = VFMADDPDr132rY
7070  { 2886,	7,	1,	0,	0,	"VFMADDPDr213m", 0|(1<<MCID::UnmodeledSideEffects), 0xf51800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2886 = VFMADDPDr213m
7071  { 2887,	7,	1,	0,	0,	"VFMADDPDr213mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf51800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #2887 = VFMADDPDr213mY
7072  { 2888,	3,	1,	0,	0,	"VFMADDPDr213r", 0|(1<<MCID::UnmodeledSideEffects), 0xf51800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2888 = VFMADDPDr213r
7073  { 2889,	3,	1,	0,	0,	"VFMADDPDr213rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf51800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #2889 = VFMADDPDr213rY
7074  { 2890,	7,	1,	0,	0,	"VFMADDPDr231m", 0|(1<<MCID::UnmodeledSideEffects), 0xf71800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2890 = VFMADDPDr231m
7075  { 2891,	7,	1,	0,	0,	"VFMADDPDr231mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf71800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #2891 = VFMADDPDr231mY
7076  { 2892,	3,	1,	0,	0,	"VFMADDPDr231r", 0|(1<<MCID::UnmodeledSideEffects), 0xf71800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2892 = VFMADDPDr231r
7077  { 2893,	3,	1,	0,	0,	"VFMADDPDr231rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf71800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #2893 = VFMADDPDr231rY
7078  { 2894,	7,	1,	0,	0,	"VFMADDPSr132m", 0|(1<<MCID::UnmodeledSideEffects), 0xb31800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2894 = VFMADDPSr132m
7079  { 2895,	7,	1,	0,	0,	"VFMADDPSr132mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb31800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #2895 = VFMADDPSr132mY
7080  { 2896,	3,	1,	0,	0,	"VFMADDPSr132r", 0|(1<<MCID::UnmodeledSideEffects), 0xb31800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2896 = VFMADDPSr132r
7081  { 2897,	3,	1,	0,	0,	"VFMADDPSr132rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb31800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #2897 = VFMADDPSr132rY
7082  { 2898,	7,	1,	0,	0,	"VFMADDPSr213m", 0|(1<<MCID::UnmodeledSideEffects), 0xb51800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2898 = VFMADDPSr213m
7083  { 2899,	7,	1,	0,	0,	"VFMADDPSr213mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb51800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #2899 = VFMADDPSr213mY
7084  { 2900,	3,	1,	0,	0,	"VFMADDPSr213r", 0|(1<<MCID::UnmodeledSideEffects), 0xb51800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2900 = VFMADDPSr213r
7085  { 2901,	3,	1,	0,	0,	"VFMADDPSr213rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb51800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #2901 = VFMADDPSr213rY
7086  { 2902,	7,	1,	0,	0,	"VFMADDPSr231m", 0|(1<<MCID::UnmodeledSideEffects), 0xb71800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2902 = VFMADDPSr231m
7087  { 2903,	7,	1,	0,	0,	"VFMADDPSr231mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb71800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #2903 = VFMADDPSr231mY
7088  { 2904,	3,	1,	0,	0,	"VFMADDPSr231r", 0|(1<<MCID::UnmodeledSideEffects), 0xb71800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2904 = VFMADDPSr231r
7089  { 2905,	3,	1,	0,	0,	"VFMADDPSr231rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb71800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #2905 = VFMADDPSr231rY
7090  { 2906,	7,	1,	0,	0,	"VFMADDSUBPDr132m", 0|(1<<MCID::UnmodeledSideEffects), 0xf2d800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2906 = VFMADDSUBPDr132m
7091  { 2907,	7,	1,	0,	0,	"VFMADDSUBPDr132mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf2d800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #2907 = VFMADDSUBPDr132mY
7092  { 2908,	3,	1,	0,	0,	"VFMADDSUBPDr132r", 0|(1<<MCID::UnmodeledSideEffects), 0xf2d800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2908 = VFMADDSUBPDr132r
7093  { 2909,	3,	1,	0,	0,	"VFMADDSUBPDr132rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf2d800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #2909 = VFMADDSUBPDr132rY
7094  { 2910,	7,	1,	0,	0,	"VFMADDSUBPDr213m", 0|(1<<MCID::UnmodeledSideEffects), 0xf4d800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2910 = VFMADDSUBPDr213m
7095  { 2911,	7,	1,	0,	0,	"VFMADDSUBPDr213mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf4d800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #2911 = VFMADDSUBPDr213mY
7096  { 2912,	3,	1,	0,	0,	"VFMADDSUBPDr213r", 0|(1<<MCID::UnmodeledSideEffects), 0xf4d800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2912 = VFMADDSUBPDr213r
7097  { 2913,	3,	1,	0,	0,	"VFMADDSUBPDr213rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf4d800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #2913 = VFMADDSUBPDr213rY
7098  { 2914,	7,	1,	0,	0,	"VFMADDSUBPDr231m", 0|(1<<MCID::UnmodeledSideEffects), 0xf6d800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2914 = VFMADDSUBPDr231m
7099  { 2915,	7,	1,	0,	0,	"VFMADDSUBPDr231mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf6d800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #2915 = VFMADDSUBPDr231mY
7100  { 2916,	3,	1,	0,	0,	"VFMADDSUBPDr231r", 0|(1<<MCID::UnmodeledSideEffects), 0xf6d800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2916 = VFMADDSUBPDr231r
7101  { 2917,	3,	1,	0,	0,	"VFMADDSUBPDr231rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf6d800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #2917 = VFMADDSUBPDr231rY
7102  { 2918,	7,	1,	0,	0,	"VFMADDSUBPSr132m", 0|(1<<MCID::UnmodeledSideEffects), 0xb2d800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2918 = VFMADDSUBPSr132m
7103  { 2919,	7,	1,	0,	0,	"VFMADDSUBPSr132mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb2d800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #2919 = VFMADDSUBPSr132mY
7104  { 2920,	3,	1,	0,	0,	"VFMADDSUBPSr132r", 0|(1<<MCID::UnmodeledSideEffects), 0xb2d800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2920 = VFMADDSUBPSr132r
7105  { 2921,	3,	1,	0,	0,	"VFMADDSUBPSr132rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb2d800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #2921 = VFMADDSUBPSr132rY
7106  { 2922,	7,	1,	0,	0,	"VFMADDSUBPSr213m", 0|(1<<MCID::UnmodeledSideEffects), 0xb4d800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2922 = VFMADDSUBPSr213m
7107  { 2923,	7,	1,	0,	0,	"VFMADDSUBPSr213mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb4d800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #2923 = VFMADDSUBPSr213mY
7108  { 2924,	3,	1,	0,	0,	"VFMADDSUBPSr213r", 0|(1<<MCID::UnmodeledSideEffects), 0xb4d800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2924 = VFMADDSUBPSr213r
7109  { 2925,	3,	1,	0,	0,	"VFMADDSUBPSr213rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb4d800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #2925 = VFMADDSUBPSr213rY
7110  { 2926,	7,	1,	0,	0,	"VFMADDSUBPSr231m", 0|(1<<MCID::UnmodeledSideEffects), 0xb6d800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2926 = VFMADDSUBPSr231m
7111  { 2927,	7,	1,	0,	0,	"VFMADDSUBPSr231mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb6d800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #2927 = VFMADDSUBPSr231mY
7112  { 2928,	3,	1,	0,	0,	"VFMADDSUBPSr231r", 0|(1<<MCID::UnmodeledSideEffects), 0xb6d800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2928 = VFMADDSUBPSr231r
7113  { 2929,	3,	1,	0,	0,	"VFMADDSUBPSr231rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb6d800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #2929 = VFMADDSUBPSr231rY
7114  { 2930,	7,	1,	0,	0,	"VFMSUBADDPDr132m", 0|(1<<MCID::UnmodeledSideEffects), 0xf2f800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2930 = VFMSUBADDPDr132m
7115  { 2931,	7,	1,	0,	0,	"VFMSUBADDPDr132mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf2f800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #2931 = VFMSUBADDPDr132mY
7116  { 2932,	3,	1,	0,	0,	"VFMSUBADDPDr132r", 0|(1<<MCID::UnmodeledSideEffects), 0xf2f800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2932 = VFMSUBADDPDr132r
7117  { 2933,	3,	1,	0,	0,	"VFMSUBADDPDr132rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf2f800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #2933 = VFMSUBADDPDr132rY
7118  { 2934,	7,	1,	0,	0,	"VFMSUBADDPDr213m", 0|(1<<MCID::UnmodeledSideEffects), 0xf4f800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2934 = VFMSUBADDPDr213m
7119  { 2935,	7,	1,	0,	0,	"VFMSUBADDPDr213mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf4f800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #2935 = VFMSUBADDPDr213mY
7120  { 2936,	3,	1,	0,	0,	"VFMSUBADDPDr213r", 0|(1<<MCID::UnmodeledSideEffects), 0xf4f800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2936 = VFMSUBADDPDr213r
7121  { 2937,	3,	1,	0,	0,	"VFMSUBADDPDr213rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf4f800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #2937 = VFMSUBADDPDr213rY
7122  { 2938,	7,	1,	0,	0,	"VFMSUBADDPDr231m", 0|(1<<MCID::UnmodeledSideEffects), 0xf6f800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2938 = VFMSUBADDPDr231m
7123  { 2939,	7,	1,	0,	0,	"VFMSUBADDPDr231mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf6f800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #2939 = VFMSUBADDPDr231mY
7124  { 2940,	3,	1,	0,	0,	"VFMSUBADDPDr231r", 0|(1<<MCID::UnmodeledSideEffects), 0xf6f800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2940 = VFMSUBADDPDr231r
7125  { 2941,	3,	1,	0,	0,	"VFMSUBADDPDr231rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf6f800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #2941 = VFMSUBADDPDr231rY
7126  { 2942,	7,	1,	0,	0,	"VFMSUBADDPSr132m", 0|(1<<MCID::UnmodeledSideEffects), 0xb2f800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2942 = VFMSUBADDPSr132m
7127  { 2943,	7,	1,	0,	0,	"VFMSUBADDPSr132mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb2f800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #2943 = VFMSUBADDPSr132mY
7128  { 2944,	3,	1,	0,	0,	"VFMSUBADDPSr132r", 0|(1<<MCID::UnmodeledSideEffects), 0xb2f800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2944 = VFMSUBADDPSr132r
7129  { 2945,	3,	1,	0,	0,	"VFMSUBADDPSr132rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb2f800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #2945 = VFMSUBADDPSr132rY
7130  { 2946,	7,	1,	0,	0,	"VFMSUBADDPSr213m", 0|(1<<MCID::UnmodeledSideEffects), 0xb4f800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2946 = VFMSUBADDPSr213m
7131  { 2947,	7,	1,	0,	0,	"VFMSUBADDPSr213mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb4f800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #2947 = VFMSUBADDPSr213mY
7132  { 2948,	3,	1,	0,	0,	"VFMSUBADDPSr213r", 0|(1<<MCID::UnmodeledSideEffects), 0xb4f800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2948 = VFMSUBADDPSr213r
7133  { 2949,	3,	1,	0,	0,	"VFMSUBADDPSr213rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb4f800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #2949 = VFMSUBADDPSr213rY
7134  { 2950,	7,	1,	0,	0,	"VFMSUBADDPSr231m", 0|(1<<MCID::UnmodeledSideEffects), 0xb6f800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2950 = VFMSUBADDPSr231m
7135  { 2951,	7,	1,	0,	0,	"VFMSUBADDPSr231mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb6f800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #2951 = VFMSUBADDPSr231mY
7136  { 2952,	3,	1,	0,	0,	"VFMSUBADDPSr231r", 0|(1<<MCID::UnmodeledSideEffects), 0xb6f800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2952 = VFMSUBADDPSr231r
7137  { 2953,	3,	1,	0,	0,	"VFMSUBADDPSr231rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb6f800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #2953 = VFMSUBADDPSr231rY
7138  { 2954,	7,	1,	0,	0,	"VFMSUBPDr132m", 0|(1<<MCID::UnmodeledSideEffects), 0xf35800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2954 = VFMSUBPDr132m
7139  { 2955,	7,	1,	0,	0,	"VFMSUBPDr132mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf35800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #2955 = VFMSUBPDr132mY
7140  { 2956,	3,	1,	0,	0,	"VFMSUBPDr132r", 0|(1<<MCID::UnmodeledSideEffects), 0xf35800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2956 = VFMSUBPDr132r
7141  { 2957,	3,	1,	0,	0,	"VFMSUBPDr132rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf35800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #2957 = VFMSUBPDr132rY
7142  { 2958,	7,	1,	0,	0,	"VFMSUBPDr213m", 0|(1<<MCID::UnmodeledSideEffects), 0xf55800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2958 = VFMSUBPDr213m
7143  { 2959,	7,	1,	0,	0,	"VFMSUBPDr213mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf55800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #2959 = VFMSUBPDr213mY
7144  { 2960,	3,	1,	0,	0,	"VFMSUBPDr213r", 0|(1<<MCID::UnmodeledSideEffects), 0xf55800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2960 = VFMSUBPDr213r
7145  { 2961,	3,	1,	0,	0,	"VFMSUBPDr213rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf55800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #2961 = VFMSUBPDr213rY
7146  { 2962,	7,	1,	0,	0,	"VFMSUBPDr231m", 0|(1<<MCID::UnmodeledSideEffects), 0xf75800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2962 = VFMSUBPDr231m
7147  { 2963,	7,	1,	0,	0,	"VFMSUBPDr231mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf75800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #2963 = VFMSUBPDr231mY
7148  { 2964,	3,	1,	0,	0,	"VFMSUBPDr231r", 0|(1<<MCID::UnmodeledSideEffects), 0xf75800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2964 = VFMSUBPDr231r
7149  { 2965,	3,	1,	0,	0,	"VFMSUBPDr231rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf75800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #2965 = VFMSUBPDr231rY
7150  { 2966,	7,	1,	0,	0,	"VFMSUBPSr132m", 0|(1<<MCID::UnmodeledSideEffects), 0xb35800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2966 = VFMSUBPSr132m
7151  { 2967,	7,	1,	0,	0,	"VFMSUBPSr132mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb35800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #2967 = VFMSUBPSr132mY
7152  { 2968,	3,	1,	0,	0,	"VFMSUBPSr132r", 0|(1<<MCID::UnmodeledSideEffects), 0xb35800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2968 = VFMSUBPSr132r
7153  { 2969,	3,	1,	0,	0,	"VFMSUBPSr132rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb35800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #2969 = VFMSUBPSr132rY
7154  { 2970,	7,	1,	0,	0,	"VFMSUBPSr213m", 0|(1<<MCID::UnmodeledSideEffects), 0xb55800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2970 = VFMSUBPSr213m
7155  { 2971,	7,	1,	0,	0,	"VFMSUBPSr213mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb55800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #2971 = VFMSUBPSr213mY
7156  { 2972,	3,	1,	0,	0,	"VFMSUBPSr213r", 0|(1<<MCID::UnmodeledSideEffects), 0xb55800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2972 = VFMSUBPSr213r
7157  { 2973,	3,	1,	0,	0,	"VFMSUBPSr213rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb55800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #2973 = VFMSUBPSr213rY
7158  { 2974,	7,	1,	0,	0,	"VFMSUBPSr231m", 0|(1<<MCID::UnmodeledSideEffects), 0xb75800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2974 = VFMSUBPSr231m
7159  { 2975,	7,	1,	0,	0,	"VFMSUBPSr231mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb75800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #2975 = VFMSUBPSr231mY
7160  { 2976,	3,	1,	0,	0,	"VFMSUBPSr231r", 0|(1<<MCID::UnmodeledSideEffects), 0xb75800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2976 = VFMSUBPSr231r
7161  { 2977,	3,	1,	0,	0,	"VFMSUBPSr231rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb75800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #2977 = VFMSUBPSr231rY
7162  { 2978,	7,	1,	0,	0,	"VFNMADDPDr132m", 0|(1<<MCID::UnmodeledSideEffects), 0xf39800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2978 = VFNMADDPDr132m
7163  { 2979,	7,	1,	0,	0,	"VFNMADDPDr132mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf39800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #2979 = VFNMADDPDr132mY
7164  { 2980,	3,	1,	0,	0,	"VFNMADDPDr132r", 0|(1<<MCID::UnmodeledSideEffects), 0xf39800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2980 = VFNMADDPDr132r
7165  { 2981,	3,	1,	0,	0,	"VFNMADDPDr132rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf39800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #2981 = VFNMADDPDr132rY
7166  { 2982,	7,	1,	0,	0,	"VFNMADDPDr213m", 0|(1<<MCID::UnmodeledSideEffects), 0xf59800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2982 = VFNMADDPDr213m
7167  { 2983,	7,	1,	0,	0,	"VFNMADDPDr213mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf59800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #2983 = VFNMADDPDr213mY
7168  { 2984,	3,	1,	0,	0,	"VFNMADDPDr213r", 0|(1<<MCID::UnmodeledSideEffects), 0xf59800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2984 = VFNMADDPDr213r
7169  { 2985,	3,	1,	0,	0,	"VFNMADDPDr213rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf59800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #2985 = VFNMADDPDr213rY
7170  { 2986,	7,	1,	0,	0,	"VFNMADDPDr231m", 0|(1<<MCID::UnmodeledSideEffects), 0xf79800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2986 = VFNMADDPDr231m
7171  { 2987,	7,	1,	0,	0,	"VFNMADDPDr231mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf79800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #2987 = VFNMADDPDr231mY
7172  { 2988,	3,	1,	0,	0,	"VFNMADDPDr231r", 0|(1<<MCID::UnmodeledSideEffects), 0xf79800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2988 = VFNMADDPDr231r
7173  { 2989,	3,	1,	0,	0,	"VFNMADDPDr231rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf79800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #2989 = VFNMADDPDr231rY
7174  { 2990,	7,	1,	0,	0,	"VFNMADDPSr132m", 0|(1<<MCID::UnmodeledSideEffects), 0xb39800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2990 = VFNMADDPSr132m
7175  { 2991,	7,	1,	0,	0,	"VFNMADDPSr132mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb39800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #2991 = VFNMADDPSr132mY
7176  { 2992,	3,	1,	0,	0,	"VFNMADDPSr132r", 0|(1<<MCID::UnmodeledSideEffects), 0xb39800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2992 = VFNMADDPSr132r
7177  { 2993,	3,	1,	0,	0,	"VFNMADDPSr132rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb39800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #2993 = VFNMADDPSr132rY
7178  { 2994,	7,	1,	0,	0,	"VFNMADDPSr213m", 0|(1<<MCID::UnmodeledSideEffects), 0xb59800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2994 = VFNMADDPSr213m
7179  { 2995,	7,	1,	0,	0,	"VFNMADDPSr213mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb59800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #2995 = VFNMADDPSr213mY
7180  { 2996,	3,	1,	0,	0,	"VFNMADDPSr213r", 0|(1<<MCID::UnmodeledSideEffects), 0xb59800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #2996 = VFNMADDPSr213r
7181  { 2997,	3,	1,	0,	0,	"VFNMADDPSr213rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb59800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #2997 = VFNMADDPSr213rY
7182  { 2998,	7,	1,	0,	0,	"VFNMADDPSr231m", 0|(1<<MCID::UnmodeledSideEffects), 0xb79800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #2998 = VFNMADDPSr231m
7183  { 2999,	7,	1,	0,	0,	"VFNMADDPSr231mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb79800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #2999 = VFNMADDPSr231mY
7184  { 3000,	3,	1,	0,	0,	"VFNMADDPSr231r", 0|(1<<MCID::UnmodeledSideEffects), 0xb79800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3000 = VFNMADDPSr231r
7185  { 3001,	3,	1,	0,	0,	"VFNMADDPSr231rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb79800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #3001 = VFNMADDPSr231rY
7186  { 3002,	7,	1,	0,	0,	"VFNMSUBPDr132m", 0|(1<<MCID::UnmodeledSideEffects), 0xf3d800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3002 = VFNMSUBPDr132m
7187  { 3003,	7,	1,	0,	0,	"VFNMSUBPDr132mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf3d800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #3003 = VFNMSUBPDr132mY
7188  { 3004,	3,	1,	0,	0,	"VFNMSUBPDr132r", 0|(1<<MCID::UnmodeledSideEffects), 0xf3d800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3004 = VFNMSUBPDr132r
7189  { 3005,	3,	1,	0,	0,	"VFNMSUBPDr132rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf3d800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #3005 = VFNMSUBPDr132rY
7190  { 3006,	7,	1,	0,	0,	"VFNMSUBPDr213m", 0|(1<<MCID::UnmodeledSideEffects), 0xf5d800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3006 = VFNMSUBPDr213m
7191  { 3007,	7,	1,	0,	0,	"VFNMSUBPDr213mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf5d800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #3007 = VFNMSUBPDr213mY
7192  { 3008,	3,	1,	0,	0,	"VFNMSUBPDr213r", 0|(1<<MCID::UnmodeledSideEffects), 0xf5d800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3008 = VFNMSUBPDr213r
7193  { 3009,	3,	1,	0,	0,	"VFNMSUBPDr213rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf5d800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #3009 = VFNMSUBPDr213rY
7194  { 3010,	7,	1,	0,	0,	"VFNMSUBPDr231m", 0|(1<<MCID::UnmodeledSideEffects), 0xf7d800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3010 = VFNMSUBPDr231m
7195  { 3011,	7,	1,	0,	0,	"VFNMSUBPDr231mY", 0|(1<<MCID::UnmodeledSideEffects), 0xf7d800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #3011 = VFNMSUBPDr231mY
7196  { 3012,	3,	1,	0,	0,	"VFNMSUBPDr231r", 0|(1<<MCID::UnmodeledSideEffects), 0xf7d800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3012 = VFNMSUBPDr231r
7197  { 3013,	3,	1,	0,	0,	"VFNMSUBPDr231rY", 0|(1<<MCID::UnmodeledSideEffects), 0xf7d800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #3013 = VFNMSUBPDr231rY
7198  { 3014,	7,	1,	0,	0,	"VFNMSUBPSr132m", 0|(1<<MCID::UnmodeledSideEffects), 0xb3d800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3014 = VFNMSUBPSr132m
7199  { 3015,	7,	1,	0,	0,	"VFNMSUBPSr132mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb3d800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #3015 = VFNMSUBPSr132mY
7200  { 3016,	3,	1,	0,	0,	"VFNMSUBPSr132r", 0|(1<<MCID::UnmodeledSideEffects), 0xb3d800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3016 = VFNMSUBPSr132r
7201  { 3017,	3,	1,	0,	0,	"VFNMSUBPSr132rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb3d800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #3017 = VFNMSUBPSr132rY
7202  { 3018,	7,	1,	0,	0,	"VFNMSUBPSr213m", 0|(1<<MCID::UnmodeledSideEffects), 0xb5d800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3018 = VFNMSUBPSr213m
7203  { 3019,	7,	1,	0,	0,	"VFNMSUBPSr213mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb5d800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #3019 = VFNMSUBPSr213mY
7204  { 3020,	3,	1,	0,	0,	"VFNMSUBPSr213r", 0|(1<<MCID::UnmodeledSideEffects), 0xb5d800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3020 = VFNMSUBPSr213r
7205  { 3021,	3,	1,	0,	0,	"VFNMSUBPSr213rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb5d800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #3021 = VFNMSUBPSr213rY
7206  { 3022,	7,	1,	0,	0,	"VFNMSUBPSr231m", 0|(1<<MCID::UnmodeledSideEffects), 0xb7d800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3022 = VFNMSUBPSr231m
7207  { 3023,	7,	1,	0,	0,	"VFNMSUBPSr231mY", 0|(1<<MCID::UnmodeledSideEffects), 0xb7d800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #3023 = VFNMSUBPSr231mY
7208  { 3024,	3,	1,	0,	0,	"VFNMSUBPSr231r", 0|(1<<MCID::UnmodeledSideEffects), 0xb7d800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3024 = VFNMSUBPSr231r
7209  { 3025,	3,	1,	0,	0,	"VFNMSUBPSr231rY", 0|(1<<MCID::UnmodeledSideEffects), 0xb7d800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #3025 = VFNMSUBPSr231rY
7210  { 3026,	7,	1,	0,	0,	"VFsANDNPDrm", 0|(1<<MCID::MayLoad), 0xaab000146ULL, NULL, NULL, OperandInfo223 },  // Inst #3026 = VFsANDNPDrm
7211  { 3027,	3,	1,	0,	0,	"VFsANDNPDrr", 0, 0xaab000145ULL, NULL, NULL, OperandInfo224 },  // Inst #3027 = VFsANDNPDrr
7212  { 3028,	7,	1,	0,	0,	"VFsANDNPSrm", 0|(1<<MCID::MayLoad), 0xaaa800106ULL, NULL, NULL, OperandInfo225 },  // Inst #3028 = VFsANDNPSrm
7213  { 3029,	3,	1,	0,	0,	"VFsANDNPSrr", 0, 0xaaa800105ULL, NULL, NULL, OperandInfo226 },  // Inst #3029 = VFsANDNPSrr
7214  { 3030,	7,	1,	0,	0,	"VFsANDPDrm", 0|(1<<MCID::MayLoad), 0xaa9000146ULL, NULL, NULL, OperandInfo223 },  // Inst #3030 = VFsANDPDrm
7215  { 3031,	3,	1,	0,	0,	"VFsANDPDrr", 0|(1<<MCID::Commutable), 0xaa9000145ULL, NULL, NULL, OperandInfo224 },  // Inst #3031 = VFsANDPDrr
7216  { 3032,	7,	1,	0,	0,	"VFsANDPSrm", 0|(1<<MCID::MayLoad), 0xaa8800106ULL, NULL, NULL, OperandInfo225 },  // Inst #3032 = VFsANDPSrm
7217  { 3033,	3,	1,	0,	0,	"VFsANDPSrr", 0|(1<<MCID::Commutable), 0xaa8800105ULL, NULL, NULL, OperandInfo226 },  // Inst #3033 = VFsANDPSrr
7218  { 3034,	7,	1,	0,	0,	"VFsORPDrm", 0|(1<<MCID::MayLoad), 0xaad000146ULL, NULL, NULL, OperandInfo223 },  // Inst #3034 = VFsORPDrm
7219  { 3035,	3,	1,	0,	0,	"VFsORPDrr", 0|(1<<MCID::Commutable), 0xaad000145ULL, NULL, NULL, OperandInfo224 },  // Inst #3035 = VFsORPDrr
7220  { 3036,	7,	1,	0,	0,	"VFsORPSrm", 0|(1<<MCID::MayLoad), 0xaac800106ULL, NULL, NULL, OperandInfo225 },  // Inst #3036 = VFsORPSrm
7221  { 3037,	3,	1,	0,	0,	"VFsORPSrr", 0|(1<<MCID::Commutable), 0xaac800105ULL, NULL, NULL, OperandInfo226 },  // Inst #3037 = VFsORPSrr
7222  { 3038,	7,	1,	0,	0,	"VFsXORPDrm", 0|(1<<MCID::MayLoad), 0xaaf000146ULL, NULL, NULL, OperandInfo223 },  // Inst #3038 = VFsXORPDrm
7223  { 3039,	3,	1,	0,	0,	"VFsXORPDrr", 0|(1<<MCID::Commutable), 0xaaf000145ULL, NULL, NULL, OperandInfo224 },  // Inst #3039 = VFsXORPDrr
7224  { 3040,	7,	1,	0,	0,	"VFsXORPSrm", 0|(1<<MCID::MayLoad), 0xaae800106ULL, NULL, NULL, OperandInfo225 },  // Inst #3040 = VFsXORPSrm
7225  { 3041,	3,	1,	0,	0,	"VFsXORPSrr", 0|(1<<MCID::Commutable), 0xaae800105ULL, NULL, NULL, OperandInfo226 },  // Inst #3041 = VFsXORPSrr
7226  { 3042,	7,	1,	0,	0,	"VHADDPDYrm", 0|(1<<MCID::MayLoad), 0xaf9000146ULL, NULL, NULL, OperandInfo221 },  // Inst #3042 = VHADDPDYrm
7227  { 3043,	3,	1,	0,	0,	"VHADDPDYrr", 0, 0xaf9000145ULL, NULL, NULL, OperandInfo222 },  // Inst #3043 = VHADDPDYrr
7228  { 3044,	7,	1,	0,	0,	"VHADDPDrm", 0|(1<<MCID::MayLoad), 0xaf9000146ULL, NULL, NULL, OperandInfo137 },  // Inst #3044 = VHADDPDrm
7229  { 3045,	3,	1,	0,	0,	"VHADDPDrr", 0, 0xaf9000145ULL, NULL, NULL, OperandInfo138 },  // Inst #3045 = VHADDPDrr
7230  { 3046,	7,	1,	0,	0,	"VHADDPSYrm", 0|(1<<MCID::MayLoad), 0xaf9000b06ULL, NULL, NULL, OperandInfo221 },  // Inst #3046 = VHADDPSYrm
7231  { 3047,	3,	1,	0,	0,	"VHADDPSYrr", 0, 0xaf9000b05ULL, NULL, NULL, OperandInfo222 },  // Inst #3047 = VHADDPSYrr
7232  { 3048,	7,	1,	0,	0,	"VHADDPSrm", 0|(1<<MCID::MayLoad), 0xaf9000b06ULL, NULL, NULL, OperandInfo137 },  // Inst #3048 = VHADDPSrm
7233  { 3049,	3,	1,	0,	0,	"VHADDPSrr", 0, 0xaf9000b05ULL, NULL, NULL, OperandInfo138 },  // Inst #3049 = VHADDPSrr
7234  { 3050,	7,	1,	0,	0,	"VHSUBPDYrm", 0|(1<<MCID::MayLoad), 0xafb000146ULL, NULL, NULL, OperandInfo221 },  // Inst #3050 = VHSUBPDYrm
7235  { 3051,	3,	1,	0,	0,	"VHSUBPDYrr", 0, 0xafb000145ULL, NULL, NULL, OperandInfo222 },  // Inst #3051 = VHSUBPDYrr
7236  { 3052,	7,	1,	0,	0,	"VHSUBPDrm", 0|(1<<MCID::MayLoad), 0xafb000146ULL, NULL, NULL, OperandInfo137 },  // Inst #3052 = VHSUBPDrm
7237  { 3053,	3,	1,	0,	0,	"VHSUBPDrr", 0, 0xafb000145ULL, NULL, NULL, OperandInfo138 },  // Inst #3053 = VHSUBPDrr
7238  { 3054,	7,	1,	0,	0,	"VHSUBPSYrm", 0|(1<<MCID::MayLoad), 0xafb000b06ULL, NULL, NULL, OperandInfo221 },  // Inst #3054 = VHSUBPSYrm
7239  { 3055,	3,	1,	0,	0,	"VHSUBPSYrr", 0, 0xafb000b05ULL, NULL, NULL, OperandInfo222 },  // Inst #3055 = VHSUBPSYrr
7240  { 3056,	7,	1,	0,	0,	"VHSUBPSrm", 0|(1<<MCID::MayLoad), 0xafb000b06ULL, NULL, NULL, OperandInfo137 },  // Inst #3056 = VHSUBPSrm
7241  { 3057,	3,	1,	0,	0,	"VHSUBPSrr", 0, 0xafb000b05ULL, NULL, NULL, OperandInfo138 },  // Inst #3057 = VHSUBPSrr
7242  { 3058,	8,	1,	0,	0,	"VINSERTF128rm", 0|(1<<MCID::UnmodeledSideEffects), 0xa31804e46ULL, NULL, NULL, OperandInfo228 },  // Inst #3058 = VINSERTF128rm
7243  { 3059,	4,	1,	0,	0,	"VINSERTF128rr", 0|(1<<MCID::UnmodeledSideEffects), 0xa31804e45ULL, NULL, NULL, OperandInfo249 },  // Inst #3059 = VINSERTF128rr
7244  { 3060,	8,	1,	0,	0,	"VINSERTPSrm", 0|(1<<MCID::MayLoad), 0xa43804e46ULL, NULL, NULL, OperandInfo136 },  // Inst #3060 = VINSERTPSrm
7245  { 3061,	4,	1,	0,	0,	"VINSERTPSrr", 0, 0xa43804e45ULL, NULL, NULL, OperandInfo86 },  // Inst #3061 = VINSERTPSrr
7246  { 3062,	6,	1,	0,	0,	"VLDDQUYrm", 0|(1<<MCID::MayLoad), 0x3e1000b06ULL, NULL, NULL, OperandInfo233 },  // Inst #3062 = VLDDQUYrm
7247  { 3063,	6,	1,	0,	0,	"VLDDQUrm", 0|(1<<MCID::MayLoad), 0x3e1000b06ULL, NULL, NULL, OperandInfo47 },  // Inst #3063 = VLDDQUrm
7248  { 3064,	5,	0,	0,	0,	"VLDMXCSR", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x35c80011aULL, NULL, NULL, OperandInfo38 },  // Inst #3064 = VLDMXCSR
7249  { 3065,	2,	0,	0,	0,	"VMASKMOVDQU", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x3ef800145ULL, ImplicitList34, NULL, OperandInfo48 },  // Inst #3065 = VMASKMOVDQU
7250  { 3066,	2,	0,	0,	0,	"VMASKMOVDQU64", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x3ef800145ULL, ImplicitList35, NULL, OperandInfo48 },  // Inst #3066 = VMASKMOVDQU64
7251  { 3067,	7,	0,	0,	0,	"VMASKMOVPDYmr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0xa5f800d44ULL, NULL, NULL, OperandInfo250 },  // Inst #3067 = VMASKMOVPDYmr
7252  { 3068,	7,	1,	0,	0,	"VMASKMOVPDYrm", 0|(1<<MCID::MayLoad), 0xa5b800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #3068 = VMASKMOVPDYrm
7253  { 3069,	7,	0,	0,	0,	"VMASKMOVPDmr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0xa5f800d44ULL, NULL, NULL, OperandInfo251 },  // Inst #3069 = VMASKMOVPDmr
7254  { 3070,	7,	1,	0,	0,	"VMASKMOVPDrm", 0|(1<<MCID::MayLoad), 0xa5b800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3070 = VMASKMOVPDrm
7255  { 3071,	7,	0,	0,	0,	"VMASKMOVPSYmr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0xa5d800d44ULL, NULL, NULL, OperandInfo250 },  // Inst #3071 = VMASKMOVPSYmr
7256  { 3072,	7,	1,	0,	0,	"VMASKMOVPSYrm", 0|(1<<MCID::MayLoad), 0xa59800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #3072 = VMASKMOVPSYrm
7257  { 3073,	7,	0,	0,	0,	"VMASKMOVPSmr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0xa5d800d44ULL, NULL, NULL, OperandInfo251 },  // Inst #3073 = VMASKMOVPSmr
7258  { 3074,	7,	1,	0,	0,	"VMASKMOVPSrm", 0|(1<<MCID::MayLoad), 0xa59800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3074 = VMASKMOVPSrm
7259  { 3075,	7,	1,	0,	0,	"VMAXPDYrm", 0|(1<<MCID::MayLoad), 0xabf000146ULL, NULL, NULL, OperandInfo221 },  // Inst #3075 = VMAXPDYrm
7260  { 3076,	7,	1,	0,	0,	"VMAXPDYrm_Int", 0|(1<<MCID::MayLoad), 0xabf000146ULL, NULL, NULL, OperandInfo221 },  // Inst #3076 = VMAXPDYrm_Int
7261  { 3077,	3,	1,	0,	0,	"VMAXPDYrr", 0, 0xabf000145ULL, NULL, NULL, OperandInfo222 },  // Inst #3077 = VMAXPDYrr
7262  { 3078,	3,	1,	0,	0,	"VMAXPDYrr_Int", 0, 0xabf000145ULL, NULL, NULL, OperandInfo222 },  // Inst #3078 = VMAXPDYrr_Int
7263  { 3079,	7,	1,	0,	0,	"VMAXPDrm", 0|(1<<MCID::MayLoad), 0xabf000146ULL, NULL, NULL, OperandInfo137 },  // Inst #3079 = VMAXPDrm
7264  { 3080,	7,	1,	0,	0,	"VMAXPDrm_Int", 0|(1<<MCID::MayLoad), 0xabf000146ULL, NULL, NULL, OperandInfo137 },  // Inst #3080 = VMAXPDrm_Int
7265  { 3081,	3,	1,	0,	0,	"VMAXPDrr", 0, 0xabf000145ULL, NULL, NULL, OperandInfo138 },  // Inst #3081 = VMAXPDrr
7266  { 3082,	3,	1,	0,	0,	"VMAXPDrr_Int", 0, 0xabf000145ULL, NULL, NULL, OperandInfo138 },  // Inst #3082 = VMAXPDrr_Int
7267  { 3083,	7,	1,	0,	0,	"VMAXPSYrm", 0|(1<<MCID::MayLoad), 0xabe800106ULL, NULL, NULL, OperandInfo221 },  // Inst #3083 = VMAXPSYrm
7268  { 3084,	7,	1,	0,	0,	"VMAXPSYrm_Int", 0|(1<<MCID::MayLoad), 0xabe800106ULL, NULL, NULL, OperandInfo221 },  // Inst #3084 = VMAXPSYrm_Int
7269  { 3085,	3,	1,	0,	0,	"VMAXPSYrr", 0, 0xabe800105ULL, NULL, NULL, OperandInfo222 },  // Inst #3085 = VMAXPSYrr
7270  { 3086,	3,	1,	0,	0,	"VMAXPSYrr_Int", 0, 0xabe800105ULL, NULL, NULL, OperandInfo222 },  // Inst #3086 = VMAXPSYrr_Int
7271  { 3087,	7,	1,	0,	0,	"VMAXPSrm", 0|(1<<MCID::MayLoad), 0xabe800106ULL, NULL, NULL, OperandInfo137 },  // Inst #3087 = VMAXPSrm
7272  { 3088,	7,	1,	0,	0,	"VMAXPSrm_Int", 0|(1<<MCID::MayLoad), 0xabe800106ULL, NULL, NULL, OperandInfo137 },  // Inst #3088 = VMAXPSrm_Int
7273  { 3089,	3,	1,	0,	0,	"VMAXPSrr", 0, 0xabe800105ULL, NULL, NULL, OperandInfo138 },  // Inst #3089 = VMAXPSrr
7274  { 3090,	3,	1,	0,	0,	"VMAXPSrr_Int", 0, 0xabe800105ULL, NULL, NULL, OperandInfo138 },  // Inst #3090 = VMAXPSrr_Int
7275  { 3091,	7,	1,	0,	0,	"VMAXSDrm", 0|(1<<MCID::MayLoad), 0x4abe000b06ULL, NULL, NULL, OperandInfo223 },  // Inst #3091 = VMAXSDrm
7276  { 3092,	7,	1,	0,	0,	"VMAXSDrm_Int", 0|(1<<MCID::MayLoad), 0x4abe000b06ULL, NULL, NULL, OperandInfo137 },  // Inst #3092 = VMAXSDrm_Int
7277  { 3093,	3,	1,	0,	0,	"VMAXSDrr", 0, 0x4abe000b05ULL, NULL, NULL, OperandInfo224 },  // Inst #3093 = VMAXSDrr
7278  { 3094,	3,	1,	0,	0,	"VMAXSDrr_Int", 0, 0x4abe000b05ULL, NULL, NULL, OperandInfo138 },  // Inst #3094 = VMAXSDrr_Int
7279  { 3095,	7,	1,	0,	0,	"VMAXSSrm", 0|(1<<MCID::MayLoad), 0x4abe000c06ULL, NULL, NULL, OperandInfo225 },  // Inst #3095 = VMAXSSrm
7280  { 3096,	7,	1,	0,	0,	"VMAXSSrm_Int", 0|(1<<MCID::MayLoad), 0x4abe000c06ULL, NULL, NULL, OperandInfo137 },  // Inst #3096 = VMAXSSrm_Int
7281  { 3097,	3,	1,	0,	0,	"VMAXSSrr", 0, 0x4abe000c05ULL, NULL, NULL, OperandInfo226 },  // Inst #3097 = VMAXSSrr
7282  { 3098,	3,	1,	0,	0,	"VMAXSSrr_Int", 0, 0x4abe000c05ULL, NULL, NULL, OperandInfo138 },  // Inst #3098 = VMAXSSrr_Int
7283  { 3099,	0,	0,	0,	0,	"VMCALL", 0|(1<<MCID::UnmodeledSideEffects), 0x2000121ULL, NULL, NULL, 0 },  // Inst #3099 = VMCALL
7284  { 3100,	5,	0,	0,	0,	"VMCLEARm", 0|(1<<MCID::UnmodeledSideEffects), 0x18e00015eULL, NULL, NULL, OperandInfo38 },  // Inst #3100 = VMCLEARm
7285  { 3101,	7,	1,	0,	0,	"VMINPDYrm", 0|(1<<MCID::MayLoad), 0xabb000146ULL, NULL, NULL, OperandInfo221 },  // Inst #3101 = VMINPDYrm
7286  { 3102,	7,	1,	0,	0,	"VMINPDYrm_Int", 0|(1<<MCID::MayLoad), 0xabb000146ULL, NULL, NULL, OperandInfo221 },  // Inst #3102 = VMINPDYrm_Int
7287  { 3103,	3,	1,	0,	0,	"VMINPDYrr", 0, 0xabb000145ULL, NULL, NULL, OperandInfo222 },  // Inst #3103 = VMINPDYrr
7288  { 3104,	3,	1,	0,	0,	"VMINPDYrr_Int", 0, 0xabb000145ULL, NULL, NULL, OperandInfo222 },  // Inst #3104 = VMINPDYrr_Int
7289  { 3105,	7,	1,	0,	0,	"VMINPDrm", 0|(1<<MCID::MayLoad), 0xabb000146ULL, NULL, NULL, OperandInfo137 },  // Inst #3105 = VMINPDrm
7290  { 3106,	7,	1,	0,	0,	"VMINPDrm_Int", 0|(1<<MCID::MayLoad), 0xabb000146ULL, NULL, NULL, OperandInfo137 },  // Inst #3106 = VMINPDrm_Int
7291  { 3107,	3,	1,	0,	0,	"VMINPDrr", 0, 0xabb000145ULL, NULL, NULL, OperandInfo138 },  // Inst #3107 = VMINPDrr
7292  { 3108,	3,	1,	0,	0,	"VMINPDrr_Int", 0, 0xabb000145ULL, NULL, NULL, OperandInfo138 },  // Inst #3108 = VMINPDrr_Int
7293  { 3109,	7,	1,	0,	0,	"VMINPSYrm", 0|(1<<MCID::MayLoad), 0xaba800106ULL, NULL, NULL, OperandInfo221 },  // Inst #3109 = VMINPSYrm
7294  { 3110,	7,	1,	0,	0,	"VMINPSYrm_Int", 0|(1<<MCID::MayLoad), 0xaba800106ULL, NULL, NULL, OperandInfo221 },  // Inst #3110 = VMINPSYrm_Int
7295  { 3111,	3,	1,	0,	0,	"VMINPSYrr", 0, 0xaba800105ULL, NULL, NULL, OperandInfo222 },  // Inst #3111 = VMINPSYrr
7296  { 3112,	3,	1,	0,	0,	"VMINPSYrr_Int", 0, 0xaba800105ULL, NULL, NULL, OperandInfo222 },  // Inst #3112 = VMINPSYrr_Int
7297  { 3113,	7,	1,	0,	0,	"VMINPSrm", 0|(1<<MCID::MayLoad), 0xaba800106ULL, NULL, NULL, OperandInfo137 },  // Inst #3113 = VMINPSrm
7298  { 3114,	7,	1,	0,	0,	"VMINPSrm_Int", 0|(1<<MCID::MayLoad), 0xaba800106ULL, NULL, NULL, OperandInfo137 },  // Inst #3114 = VMINPSrm_Int
7299  { 3115,	3,	1,	0,	0,	"VMINPSrr", 0, 0xaba800105ULL, NULL, NULL, OperandInfo138 },  // Inst #3115 = VMINPSrr
7300  { 3116,	3,	1,	0,	0,	"VMINPSrr_Int", 0, 0xaba800105ULL, NULL, NULL, OperandInfo138 },  // Inst #3116 = VMINPSrr_Int
7301  { 3117,	7,	1,	0,	0,	"VMINSDrm", 0|(1<<MCID::MayLoad), 0x4aba000b06ULL, NULL, NULL, OperandInfo223 },  // Inst #3117 = VMINSDrm
7302  { 3118,	7,	1,	0,	0,	"VMINSDrm_Int", 0|(1<<MCID::MayLoad), 0x4aba000b06ULL, NULL, NULL, OperandInfo137 },  // Inst #3118 = VMINSDrm_Int
7303  { 3119,	3,	1,	0,	0,	"VMINSDrr", 0, 0x4aba000b05ULL, NULL, NULL, OperandInfo224 },  // Inst #3119 = VMINSDrr
7304  { 3120,	3,	1,	0,	0,	"VMINSDrr_Int", 0, 0x4aba000b05ULL, NULL, NULL, OperandInfo138 },  // Inst #3120 = VMINSDrr_Int
7305  { 3121,	7,	1,	0,	0,	"VMINSSrm", 0|(1<<MCID::MayLoad), 0x4aba000c06ULL, NULL, NULL, OperandInfo225 },  // Inst #3121 = VMINSSrm
7306  { 3122,	7,	1,	0,	0,	"VMINSSrm_Int", 0|(1<<MCID::MayLoad), 0x4aba000c06ULL, NULL, NULL, OperandInfo137 },  // Inst #3122 = VMINSSrm_Int
7307  { 3123,	3,	1,	0,	0,	"VMINSSrr", 0, 0x4aba000c05ULL, NULL, NULL, OperandInfo226 },  // Inst #3123 = VMINSSrr
7308  { 3124,	3,	1,	0,	0,	"VMINSSrr_Int", 0, 0x4aba000c05ULL, NULL, NULL, OperandInfo138 },  // Inst #3124 = VMINSSrr_Int
7309  { 3125,	0,	0,	0,	0,	"VMLAUNCH", 0|(1<<MCID::UnmodeledSideEffects), 0x2000122ULL, NULL, NULL, 0 },  // Inst #3125 = VMLAUNCH
7310  { 3126,	2,	1,	0,	0,	"VMOV64toPQIrr", 0, 0x6dd000145ULL, NULL, NULL, OperandInfo183 },  // Inst #3126 = VMOV64toPQIrr
7311  { 3127,	6,	1,	0,	0,	"VMOV64toSDrm", 0|(1<<MCID::MayLoad), 0x2fc800c06ULL, NULL, NULL, OperandInfo101 },  // Inst #3127 = VMOV64toSDrm
7312  { 3128,	2,	1,	0,	0,	"VMOV64toSDrr", 0|(1<<MCID::Bitcast), 0x6dd000145ULL, NULL, NULL, OperandInfo102 },  // Inst #3128 = VMOV64toSDrr
7313  { 3129,	6,	0,	0,	0,	"VMOVAPDYmr", 0|(1<<MCID::MayStore), 0x253000144ULL, NULL, NULL, OperandInfo252 },  // Inst #3129 = VMOVAPDYmr
7314  { 3130,	6,	1,	0,	0,	"VMOVAPDYrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x251000146ULL, NULL, NULL, OperandInfo233 },  // Inst #3130 = VMOVAPDYrm
7315  { 3131,	2,	1,	0,	0,	"VMOVAPDYrr", 0, 0x251000145ULL, NULL, NULL, OperandInfo237 },  // Inst #3131 = VMOVAPDYrr
7316  { 3132,	2,	1,	0,	0,	"VMOVAPDYrr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x253000143ULL, NULL, NULL, OperandInfo237 },  // Inst #3132 = VMOVAPDYrr_REV
7317  { 3133,	6,	0,	0,	0,	"VMOVAPDmr", 0|(1<<MCID::MayStore), 0x253000144ULL, NULL, NULL, OperandInfo187 },  // Inst #3133 = VMOVAPDmr
7318  { 3134,	6,	1,	0,	0,	"VMOVAPDrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x251000146ULL, NULL, NULL, OperandInfo47 },  // Inst #3134 = VMOVAPDrm
7319  { 3135,	2,	1,	0,	0,	"VMOVAPDrr", 0, 0x251000145ULL, NULL, NULL, OperandInfo48 },  // Inst #3135 = VMOVAPDrr
7320  { 3136,	2,	1,	0,	0,	"VMOVAPDrr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x253000143ULL, NULL, NULL, OperandInfo48 },  // Inst #3136 = VMOVAPDrr_REV
7321  { 3137,	6,	0,	0,	0,	"VMOVAPSYmr", 0|(1<<MCID::MayStore), 0x252800104ULL, NULL, NULL, OperandInfo252 },  // Inst #3137 = VMOVAPSYmr
7322  { 3138,	6,	1,	0,	0,	"VMOVAPSYrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x250800106ULL, NULL, NULL, OperandInfo233 },  // Inst #3138 = VMOVAPSYrm
7323  { 3139,	2,	1,	0,	0,	"VMOVAPSYrr", 0, 0x250800105ULL, NULL, NULL, OperandInfo237 },  // Inst #3139 = VMOVAPSYrr
7324  { 3140,	2,	1,	0,	0,	"VMOVAPSYrr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x252800103ULL, NULL, NULL, OperandInfo237 },  // Inst #3140 = VMOVAPSYrr_REV
7325  { 3141,	6,	0,	0,	0,	"VMOVAPSmr", 0|(1<<MCID::MayStore), 0x252800104ULL, NULL, NULL, OperandInfo187 },  // Inst #3141 = VMOVAPSmr
7326  { 3142,	6,	1,	0,	0,	"VMOVAPSrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x250800106ULL, NULL, NULL, OperandInfo47 },  // Inst #3142 = VMOVAPSrm
7327  { 3143,	2,	1,	0,	0,	"VMOVAPSrr", 0, 0x250800105ULL, NULL, NULL, OperandInfo48 },  // Inst #3143 = VMOVAPSrr
7328  { 3144,	2,	1,	0,	0,	"VMOVAPSrr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x252800103ULL, NULL, NULL, OperandInfo48 },  // Inst #3144 = VMOVAPSrr_REV
7329  { 3145,	6,	1,	0,	0,	"VMOVDDUPYrm", 0|(1<<MCID::UnmodeledSideEffects), 0x225000b06ULL, NULL, NULL, OperandInfo233 },  // Inst #3145 = VMOVDDUPYrm
7330  { 3146,	2,	1,	0,	0,	"VMOVDDUPYrr", 0|(1<<MCID::UnmodeledSideEffects), 0x225000b05ULL, NULL, NULL, OperandInfo237 },  // Inst #3146 = VMOVDDUPYrr
7331  { 3147,	6,	1,	0,	0,	"VMOVDDUPrm", 0|(1<<MCID::MayLoad), 0x225000b06ULL, NULL, NULL, OperandInfo47 },  // Inst #3147 = VMOVDDUPrm
7332  { 3148,	2,	1,	0,	0,	"VMOVDDUPrr", 0, 0x225000b05ULL, NULL, NULL, OperandInfo48 },  // Inst #3148 = VMOVDDUPrr
7333  { 3149,	6,	1,	0,	0,	"VMOVDI2PDIrm", 0|(1<<MCID::MayLoad), 0x2dd000146ULL, NULL, NULL, OperandInfo47 },  // Inst #3149 = VMOVDI2PDIrm
7334  { 3150,	2,	1,	0,	0,	"VMOVDI2PDIrr", 0, 0x2dd000145ULL, NULL, NULL, OperandInfo188 },  // Inst #3150 = VMOVDI2PDIrr
7335  { 3151,	6,	1,	0,	0,	"VMOVDI2SSrm", 0|(1<<MCID::MayLoad), 0x2dd000146ULL, NULL, NULL, OperandInfo99 },  // Inst #3151 = VMOVDI2SSrm
7336  { 3152,	2,	1,	0,	0,	"VMOVDI2SSrr", 0|(1<<MCID::Bitcast), 0x2dd000145ULL, NULL, NULL, OperandInfo105 },  // Inst #3152 = VMOVDI2SSrr
7337  { 3153,	6,	0,	0,	0,	"VMOVDQAYmr", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x2ff800144ULL, NULL, NULL, OperandInfo252 },  // Inst #3153 = VMOVDQAYmr
7338  { 3154,	6,	1,	0,	0,	"VMOVDQAYrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x2df800146ULL, NULL, NULL, OperandInfo233 },  // Inst #3154 = VMOVDQAYrm
7339  { 3155,	2,	1,	0,	0,	"VMOVDQAYrr", 0, 0x2df800145ULL, NULL, NULL, OperandInfo237 },  // Inst #3155 = VMOVDQAYrr
7340  { 3156,	2,	1,	0,	0,	"VMOVDQAYrr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x2ff800143ULL, NULL, NULL, OperandInfo237 },  // Inst #3156 = VMOVDQAYrr_REV
7341  { 3157,	6,	0,	0,	0,	"VMOVDQAmr", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x2ff800144ULL, NULL, NULL, OperandInfo187 },  // Inst #3157 = VMOVDQAmr
7342  { 3158,	6,	1,	0,	0,	"VMOVDQArm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x2df800146ULL, NULL, NULL, OperandInfo47 },  // Inst #3158 = VMOVDQArm
7343  { 3159,	2,	1,	0,	0,	"VMOVDQArr", 0, 0x2df800145ULL, NULL, NULL, OperandInfo48 },  // Inst #3159 = VMOVDQArr
7344  { 3160,	2,	1,	0,	0,	"VMOVDQArr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x2ff800143ULL, NULL, NULL, OperandInfo48 },  // Inst #3160 = VMOVDQArr_REV
7345  { 3161,	6,	0,	0,	0,	"VMOVDQUYmr", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x2ff800c04ULL, NULL, NULL, OperandInfo252 },  // Inst #3161 = VMOVDQUYmr
7346  { 3162,	6,	1,	0,	0,	"VMOVDQUYrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x2df800c06ULL, NULL, NULL, OperandInfo233 },  // Inst #3162 = VMOVDQUYrm
7347  { 3163,	2,	1,	0,	0,	"VMOVDQUYrr", 0|(1<<MCID::UnmodeledSideEffects), 0x2df800c05ULL, NULL, NULL, OperandInfo237 },  // Inst #3163 = VMOVDQUYrr
7348  { 3164,	2,	1,	0,	0,	"VMOVDQUYrr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x2ff800c03ULL, NULL, NULL, OperandInfo237 },  // Inst #3164 = VMOVDQUYrr_REV
7349  { 3165,	6,	0,	0,	0,	"VMOVDQUmr", 0|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x2ff800c04ULL, NULL, NULL, OperandInfo187 },  // Inst #3165 = VMOVDQUmr
7350  { 3166,	6,	0,	0,	0,	"VMOVDQUmr_Int", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x2ff800c04ULL, NULL, NULL, OperandInfo187 },  // Inst #3166 = VMOVDQUmr_Int
7351  { 3167,	6,	1,	0,	0,	"VMOVDQUrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x2df800c06ULL, NULL, NULL, OperandInfo47 },  // Inst #3167 = VMOVDQUrm
7352  { 3168,	2,	1,	0,	0,	"VMOVDQUrr", 0|(1<<MCID::UnmodeledSideEffects), 0x2df800c05ULL, NULL, NULL, OperandInfo48 },  // Inst #3168 = VMOVDQUrr
7353  { 3169,	2,	1,	0,	0,	"VMOVDQUrr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x2ff800c03ULL, NULL, NULL, OperandInfo48 },  // Inst #3169 = VMOVDQUrr_REV
7354  { 3170,	3,	1,	0,	0,	"VMOVHLPSrr", 0, 0xa24800105ULL, NULL, NULL, OperandInfo138 },  // Inst #3170 = VMOVHLPSrr
7355  { 3171,	6,	0,	0,	0,	"VMOVHPDmr", 0|(1<<MCID::MayStore), 0x22f000144ULL, NULL, NULL, OperandInfo187 },  // Inst #3171 = VMOVHPDmr
7356  { 3172,	7,	1,	0,	0,	"VMOVHPDrm", 0|(1<<MCID::MayLoad), 0xa2d000146ULL, NULL, NULL, OperandInfo137 },  // Inst #3172 = VMOVHPDrm
7357  { 3173,	6,	0,	0,	0,	"VMOVHPSmr", 0|(1<<MCID::MayStore), 0x22e800104ULL, NULL, NULL, OperandInfo187 },  // Inst #3173 = VMOVHPSmr
7358  { 3174,	7,	1,	0,	0,	"VMOVHPSrm", 0|(1<<MCID::MayLoad), 0xa2c800106ULL, NULL, NULL, OperandInfo137 },  // Inst #3174 = VMOVHPSrm
7359  { 3175,	3,	1,	0,	0,	"VMOVLHPSrr", 0, 0xa2c800105ULL, NULL, NULL, OperandInfo138 },  // Inst #3175 = VMOVLHPSrr
7360  { 3176,	6,	0,	0,	0,	"VMOVLPDmr", 0|(1<<MCID::MayStore), 0x227000144ULL, NULL, NULL, OperandInfo187 },  // Inst #3176 = VMOVLPDmr
7361  { 3177,	7,	1,	0,	0,	"VMOVLPDrm", 0|(1<<MCID::MayLoad), 0xa25000146ULL, NULL, NULL, OperandInfo137 },  // Inst #3177 = VMOVLPDrm
7362  { 3178,	6,	0,	0,	0,	"VMOVLPSmr", 0|(1<<MCID::MayStore), 0x226800104ULL, NULL, NULL, OperandInfo187 },  // Inst #3178 = VMOVLPSmr
7363  { 3179,	7,	1,	0,	0,	"VMOVLPSrm", 0|(1<<MCID::MayLoad), 0xa24800106ULL, NULL, NULL, OperandInfo137 },  // Inst #3179 = VMOVLPSrm
7364  { 3180,	6,	0,	0,	0,	"VMOVLQ128mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x3ad000144ULL, NULL, NULL, OperandInfo187 },  // Inst #3180 = VMOVLQ128mr
7365  { 3181,	2,	1,	0,	0,	"VMOVMSKPDYr64r", 0|(1<<MCID::UnmodeledSideEffects), 0x2a1000145ULL, NULL, NULL, OperandInfo253 },  // Inst #3181 = VMOVMSKPDYr64r
7366  { 3182,	2,	1,	0,	0,	"VMOVMSKPDYrr32", 0, 0x2a1000145ULL, NULL, NULL, OperandInfo254 },  // Inst #3182 = VMOVMSKPDYrr32
7367  { 3183,	2,	1,	0,	0,	"VMOVMSKPDYrr64", 0|(1<<MCID::UnmodeledSideEffects), 0x2a1002145ULL, NULL, NULL, OperandInfo253 },  // Inst #3183 = VMOVMSKPDYrr64
7368  { 3184,	2,	1,	0,	0,	"VMOVMSKPDr64r", 0|(1<<MCID::UnmodeledSideEffects), 0x2a1000145ULL, NULL, NULL, OperandInfo97 },  // Inst #3184 = VMOVMSKPDr64r
7369  { 3185,	2,	1,	0,	0,	"VMOVMSKPDrr32", 0, 0x2a1000145ULL, NULL, NULL, OperandInfo98 },  // Inst #3185 = VMOVMSKPDrr32
7370  { 3186,	2,	1,	0,	0,	"VMOVMSKPDrr64", 0|(1<<MCID::UnmodeledSideEffects), 0x2a1002145ULL, NULL, NULL, OperandInfo97 },  // Inst #3186 = VMOVMSKPDrr64
7371  { 3187,	2,	1,	0,	0,	"VMOVMSKPSYr64r", 0|(1<<MCID::UnmodeledSideEffects), 0x2a0800105ULL, NULL, NULL, OperandInfo253 },  // Inst #3187 = VMOVMSKPSYr64r
7372  { 3188,	2,	1,	0,	0,	"VMOVMSKPSYrr32", 0, 0x2a0800105ULL, NULL, NULL, OperandInfo254 },  // Inst #3188 = VMOVMSKPSYrr32
7373  { 3189,	2,	1,	0,	0,	"VMOVMSKPSYrr64", 0|(1<<MCID::UnmodeledSideEffects), 0x2a0802105ULL, NULL, NULL, OperandInfo253 },  // Inst #3189 = VMOVMSKPSYrr64
7374  { 3190,	2,	1,	0,	0,	"VMOVMSKPSr64r", 0|(1<<MCID::UnmodeledSideEffects), 0x2a0800105ULL, NULL, NULL, OperandInfo97 },  // Inst #3190 = VMOVMSKPSr64r
7375  { 3191,	2,	1,	0,	0,	"VMOVMSKPSrr32", 0, 0x2a0800105ULL, NULL, NULL, OperandInfo98 },  // Inst #3191 = VMOVMSKPSrr32
7376  { 3192,	2,	1,	0,	0,	"VMOVMSKPSrr64", 0|(1<<MCID::UnmodeledSideEffects), 0x2a0802105ULL, NULL, NULL, OperandInfo97 },  // Inst #3192 = VMOVMSKPSrr64
7377  { 3193,	6,	1,	0,	0,	"VMOVNTDQArm", 0|(1<<MCID::MayLoad), 0x255800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #3193 = VMOVNTDQArm
7378  { 3194,	6,	0,	0,	0,	"VMOVNTDQY_64mr", 0|(1<<MCID::MayStore), 0x3cf000144ULL, NULL, NULL, OperandInfo252 },  // Inst #3194 = VMOVNTDQY_64mr
7379  { 3195,	6,	0,	0,	0,	"VMOVNTDQYmr", 0|(1<<MCID::MayStore), 0x3cf800144ULL, NULL, NULL, OperandInfo252 },  // Inst #3195 = VMOVNTDQYmr
7380  { 3196,	6,	0,	0,	0,	"VMOVNTDQ_64mr", 0|(1<<MCID::MayStore), 0x3cf000144ULL, NULL, NULL, OperandInfo187 },  // Inst #3196 = VMOVNTDQ_64mr
7381  { 3197,	6,	0,	0,	0,	"VMOVNTDQmr", 0|(1<<MCID::MayStore), 0x3cf800144ULL, NULL, NULL, OperandInfo187 },  // Inst #3197 = VMOVNTDQmr
7382  { 3198,	6,	0,	0,	0,	"VMOVNTPDYmr", 0|(1<<MCID::MayStore), 0x257000144ULL, NULL, NULL, OperandInfo252 },  // Inst #3198 = VMOVNTPDYmr
7383  { 3199,	6,	0,	0,	0,	"VMOVNTPDmr", 0|(1<<MCID::MayStore), 0x257000144ULL, NULL, NULL, OperandInfo187 },  // Inst #3199 = VMOVNTPDmr
7384  { 3200,	6,	0,	0,	0,	"VMOVNTPSYmr", 0|(1<<MCID::MayStore), 0x256800104ULL, NULL, NULL, OperandInfo252 },  // Inst #3200 = VMOVNTPSYmr
7385  { 3201,	6,	0,	0,	0,	"VMOVNTPSmr", 0|(1<<MCID::MayStore), 0x256800104ULL, NULL, NULL, OperandInfo187 },  // Inst #3201 = VMOVNTPSmr
7386  { 3202,	6,	0,	0,	0,	"VMOVPDI2DImr", 0|(1<<MCID::MayStore), 0x2fd000144ULL, NULL, NULL, OperandInfo187 },  // Inst #3202 = VMOVPDI2DImr
7387  { 3203,	2,	1,	0,	0,	"VMOVPDI2DIrr", 0, 0x2fd000143ULL, NULL, NULL, OperandInfo98 },  // Inst #3203 = VMOVPDI2DIrr
7388  { 3204,	6,	0,	0,	0,	"VMOVPQI2QImr", 0|(1<<MCID::MayStore), 0x3ad000144ULL, NULL, NULL, OperandInfo187 },  // Inst #3204 = VMOVPQI2QImr
7389  { 3205,	2,	1,	0,	0,	"VMOVPQIto64rr", 0, 0x6fc000143ULL, NULL, NULL, OperandInfo97 },  // Inst #3205 = VMOVPQIto64rr
7390  { 3206,	6,	1,	0,	0,	"VMOVQI2PQIrm", 0|(1<<MCID::MayLoad), 0x2fc000c06ULL, NULL, NULL, OperandInfo47 },  // Inst #3206 = VMOVQI2PQIrm
7391  { 3207,	2,	1,	0,	0,	"VMOVQd64rr", 0|(1<<MCID::UnmodeledSideEffects), 0x6fd000143ULL, NULL, NULL, OperandInfo97 },  // Inst #3207 = VMOVQd64rr
7392  { 3208,	2,	1,	0,	0,	"VMOVQd64rr_alt", 0|(1<<MCID::UnmodeledSideEffects), 0x6fd000143ULL, NULL, NULL, OperandInfo97 },  // Inst #3208 = VMOVQd64rr_alt
7393  { 3209,	2,	1,	0,	0,	"VMOVQs64rr", 0|(1<<MCID::UnmodeledSideEffects), 0x6dd000145ULL, NULL, NULL, OperandInfo183 },  // Inst #3209 = VMOVQs64rr
7394  { 3210,	2,	1,	0,	0,	"VMOVQxrxr", 0|(1<<MCID::UnmodeledSideEffects), 0x2fc000c05ULL, NULL, NULL, OperandInfo48 },  // Inst #3210 = VMOVQxrxr
7395  { 3211,	6,	0,	0,	0,	"VMOVSDmr", 0|(1<<MCID::MayStore), 0x4222000b04ULL, NULL, NULL, OperandInfo189 },  // Inst #3211 = VMOVSDmr
7396  { 3212,	6,	1,	0,	0,	"VMOVSDrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x4220000b06ULL, NULL, NULL, OperandInfo101 },  // Inst #3212 = VMOVSDrm
7397  { 3213,	3,	1,	0,	0,	"VMOVSDrr", 0, 0x4a20000b05ULL, NULL, NULL, OperandInfo255 },  // Inst #3213 = VMOVSDrr
7398  { 3214,	3,	1,	0,	0,	"VMOVSDrr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x4a22000b03ULL, NULL, NULL, OperandInfo255 },  // Inst #3214 = VMOVSDrr_REV
7399  { 3215,	6,	0,	0,	0,	"VMOVSDto64mr", 0|(1<<MCID::MayStore), 0x4fd000144ULL, NULL, NULL, OperandInfo189 },  // Inst #3215 = VMOVSDto64mr
7400  { 3216,	2,	1,	0,	0,	"VMOVSDto64rr", 0|(1<<MCID::Bitcast), 0x4fd000143ULL, NULL, NULL, OperandInfo109 },  // Inst #3216 = VMOVSDto64rr
7401  { 3217,	6,	1,	0,	0,	"VMOVSHDUPYrm", 0|(1<<MCID::MayLoad), 0x22c800c06ULL, NULL, NULL, OperandInfo233 },  // Inst #3217 = VMOVSHDUPYrm
7402  { 3218,	2,	1,	0,	0,	"VMOVSHDUPYrr", 0, 0x22c800c05ULL, NULL, NULL, OperandInfo237 },  // Inst #3218 = VMOVSHDUPYrr
7403  { 3219,	6,	1,	0,	0,	"VMOVSHDUPrm", 0|(1<<MCID::MayLoad), 0x22c800c06ULL, NULL, NULL, OperandInfo47 },  // Inst #3219 = VMOVSHDUPrm
7404  { 3220,	2,	1,	0,	0,	"VMOVSHDUPrr", 0, 0x22c800c05ULL, NULL, NULL, OperandInfo48 },  // Inst #3220 = VMOVSHDUPrr
7405  { 3221,	6,	1,	0,	0,	"VMOVSLDUPYrm", 0|(1<<MCID::MayLoad), 0x224800c06ULL, NULL, NULL, OperandInfo233 },  // Inst #3221 = VMOVSLDUPYrm
7406  { 3222,	2,	1,	0,	0,	"VMOVSLDUPYrr", 0, 0x224800c05ULL, NULL, NULL, OperandInfo237 },  // Inst #3222 = VMOVSLDUPYrr
7407  { 3223,	6,	1,	0,	0,	"VMOVSLDUPrm", 0|(1<<MCID::MayLoad), 0x224800c06ULL, NULL, NULL, OperandInfo47 },  // Inst #3223 = VMOVSLDUPrm
7408  { 3224,	2,	1,	0,	0,	"VMOVSLDUPrr", 0, 0x224800c05ULL, NULL, NULL, OperandInfo48 },  // Inst #3224 = VMOVSLDUPrr
7409  { 3225,	6,	0,	0,	0,	"VMOVSS2DImr", 0|(1<<MCID::MayStore), 0x2fd000144ULL, NULL, NULL, OperandInfo191 },  // Inst #3225 = VMOVSS2DImr
7410  { 3226,	2,	1,	0,	0,	"VMOVSS2DIrr", 0|(1<<MCID::Bitcast), 0x2fd000143ULL, NULL, NULL, OperandInfo108 },  // Inst #3226 = VMOVSS2DIrr
7411  { 3227,	6,	0,	0,	0,	"VMOVSSmr", 0|(1<<MCID::MayStore), 0x4222000c04ULL, NULL, NULL, OperandInfo191 },  // Inst #3227 = VMOVSSmr
7412  { 3228,	6,	1,	0,	0,	"VMOVSSrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x4220000c06ULL, NULL, NULL, OperandInfo99 },  // Inst #3228 = VMOVSSrm
7413  { 3229,	3,	1,	0,	0,	"VMOVSSrr", 0, 0x4a20000c05ULL, NULL, NULL, OperandInfo256 },  // Inst #3229 = VMOVSSrr
7414  { 3230,	3,	1,	0,	0,	"VMOVSSrr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x4a22000c03ULL, NULL, NULL, OperandInfo256 },  // Inst #3230 = VMOVSSrr_REV
7415  { 3231,	6,	0,	0,	0,	"VMOVUPDYmr", 0|(1<<MCID::MayStore), 0x223000144ULL, NULL, NULL, OperandInfo252 },  // Inst #3231 = VMOVUPDYmr
7416  { 3232,	6,	1,	0,	0,	"VMOVUPDYrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x221000146ULL, NULL, NULL, OperandInfo233 },  // Inst #3232 = VMOVUPDYrm
7417  { 3233,	2,	1,	0,	0,	"VMOVUPDYrr", 0, 0x221000145ULL, NULL, NULL, OperandInfo237 },  // Inst #3233 = VMOVUPDYrr
7418  { 3234,	2,	1,	0,	0,	"VMOVUPDYrr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x223000143ULL, NULL, NULL, OperandInfo237 },  // Inst #3234 = VMOVUPDYrr_REV
7419  { 3235,	6,	0,	0,	0,	"VMOVUPDmr", 0|(1<<MCID::MayStore), 0x223000144ULL, NULL, NULL, OperandInfo187 },  // Inst #3235 = VMOVUPDmr
7420  { 3236,	6,	1,	0,	0,	"VMOVUPDrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad), 0x221000146ULL, NULL, NULL, OperandInfo47 },  // Inst #3236 = VMOVUPDrm
7421  { 3237,	2,	1,	0,	0,	"VMOVUPDrr", 0, 0x221000145ULL, NULL, NULL, OperandInfo48 },  // Inst #3237 = VMOVUPDrr
7422  { 3238,	2,	1,	0,	0,	"VMOVUPDrr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x223000143ULL, NULL, NULL, OperandInfo48 },  // Inst #3238 = VMOVUPDrr_REV
7423  { 3239,	6,	0,	0,	0,	"VMOVUPSYmr", 0|(1<<MCID::MayStore), 0x222800104ULL, NULL, NULL, OperandInfo252 },  // Inst #3239 = VMOVUPSYmr
7424  { 3240,	6,	1,	0,	0,	"VMOVUPSYrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x220800106ULL, NULL, NULL, OperandInfo233 },  // Inst #3240 = VMOVUPSYrm
7425  { 3241,	2,	1,	0,	0,	"VMOVUPSYrr", 0, 0x220800105ULL, NULL, NULL, OperandInfo237 },  // Inst #3241 = VMOVUPSYrr
7426  { 3242,	2,	1,	0,	0,	"VMOVUPSYrr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x222800103ULL, NULL, NULL, OperandInfo237 },  // Inst #3242 = VMOVUPSYrr_REV
7427  { 3243,	6,	0,	0,	0,	"VMOVUPSmr", 0|(1<<MCID::MayStore), 0x222800104ULL, NULL, NULL, OperandInfo187 },  // Inst #3243 = VMOVUPSmr
7428  { 3244,	6,	1,	0,	0,	"VMOVUPSrm", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::MayLoad)|(1<<MCID::Rematerializable), 0x220800106ULL, NULL, NULL, OperandInfo47 },  // Inst #3244 = VMOVUPSrm
7429  { 3245,	2,	1,	0,	0,	"VMOVUPSrr", 0, 0x220800105ULL, NULL, NULL, OperandInfo48 },  // Inst #3245 = VMOVUPSrr
7430  { 3246,	2,	1,	0,	0,	"VMOVUPSrr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x222800103ULL, NULL, NULL, OperandInfo48 },  // Inst #3246 = VMOVUPSrr_REV
7431  { 3247,	6,	1,	0,	0,	"VMOVZDI2PDIrm", 0|(1<<MCID::MayLoad), 0x2dd000146ULL, NULL, NULL, OperandInfo47 },  // Inst #3247 = VMOVZDI2PDIrm
7432  { 3248,	2,	1,	0,	0,	"VMOVZDI2PDIrr", 0, 0x2dd000145ULL, NULL, NULL, OperandInfo188 },  // Inst #3248 = VMOVZDI2PDIrr
7433  { 3249,	6,	1,	0,	0,	"VMOVZPQILo2PQIrm", 0|(1<<MCID::MayLoad), 0x2fc000c06ULL, NULL, NULL, OperandInfo47 },  // Inst #3249 = VMOVZPQILo2PQIrm
7434  { 3250,	2,	1,	0,	0,	"VMOVZPQILo2PQIrr", 0, 0x2fc000c05ULL, NULL, NULL, OperandInfo48 },  // Inst #3250 = VMOVZPQILo2PQIrr
7435  { 3251,	6,	1,	0,	0,	"VMOVZQI2PQIrm", 0|(1<<MCID::MayLoad), 0x2fc000c06ULL, NULL, NULL, OperandInfo47 },  // Inst #3251 = VMOVZQI2PQIrm
7436  { 3252,	2,	1,	0,	0,	"VMOVZQI2PQIrr", 0, 0x6dd000145ULL, NULL, NULL, OperandInfo183 },  // Inst #3252 = VMOVZQI2PQIrr
7437  { 3253,	8,	1,	0,	0,	"VMPSADBWrmi", 0|(1<<MCID::MayLoad), 0xa85804e46ULL, NULL, NULL, OperandInfo136 },  // Inst #3253 = VMPSADBWrmi
7438  { 3254,	4,	1,	0,	0,	"VMPSADBWrri", 0, 0xa85804e45ULL, NULL, NULL, OperandInfo86 },  // Inst #3254 = VMPSADBWrri
7439  { 3255,	5,	0,	0,	0,	"VMPTRLDm", 0|(1<<MCID::UnmodeledSideEffects), 0x18e00011eULL, NULL, NULL, OperandInfo38 },  // Inst #3255 = VMPTRLDm
7440  { 3256,	5,	1,	0,	0,	"VMPTRSTm", 0|(1<<MCID::UnmodeledSideEffects), 0x18e00011fULL, NULL, NULL, OperandInfo38 },  // Inst #3256 = VMPTRSTm
7441  { 3257,	6,	1,	0,	0,	"VMREAD32rm", 0|(1<<MCID::UnmodeledSideEffects), 0xf0000104ULL, NULL, NULL, OperandInfo20 },  // Inst #3257 = VMREAD32rm
7442  { 3258,	2,	1,	0,	0,	"VMREAD32rr", 0|(1<<MCID::UnmodeledSideEffects), 0xf0000103ULL, NULL, NULL, OperandInfo65 },  // Inst #3258 = VMREAD32rr
7443  { 3259,	6,	1,	0,	0,	"VMREAD64rm", 0|(1<<MCID::UnmodeledSideEffects), 0xf0000104ULL, NULL, NULL, OperandInfo24 },  // Inst #3259 = VMREAD64rm
7444  { 3260,	2,	1,	0,	0,	"VMREAD64rr", 0|(1<<MCID::UnmodeledSideEffects), 0xf0000103ULL, NULL, NULL, OperandInfo66 },  // Inst #3260 = VMREAD64rr
7445  { 3261,	0,	0,	0,	0,	"VMRESUME", 0|(1<<MCID::UnmodeledSideEffects), 0x2000123ULL, NULL, NULL, 0 },  // Inst #3261 = VMRESUME
7446  { 3262,	7,	1,	0,	0,	"VMULPDYrm", 0|(1<<MCID::MayLoad), 0xab3000146ULL, NULL, NULL, OperandInfo221 },  // Inst #3262 = VMULPDYrm
7447  { 3263,	3,	1,	0,	0,	"VMULPDYrr", 0|(1<<MCID::Commutable), 0xab3000145ULL, NULL, NULL, OperandInfo222 },  // Inst #3263 = VMULPDYrr
7448  { 3264,	7,	1,	0,	0,	"VMULPDrm", 0|(1<<MCID::MayLoad), 0xab3000146ULL, NULL, NULL, OperandInfo137 },  // Inst #3264 = VMULPDrm
7449  { 3265,	3,	1,	0,	0,	"VMULPDrr", 0|(1<<MCID::Commutable), 0xab3000145ULL, NULL, NULL, OperandInfo138 },  // Inst #3265 = VMULPDrr
7450  { 3266,	7,	1,	0,	0,	"VMULPSYrm", 0|(1<<MCID::MayLoad), 0xab2800106ULL, NULL, NULL, OperandInfo221 },  // Inst #3266 = VMULPSYrm
7451  { 3267,	3,	1,	0,	0,	"VMULPSYrr", 0|(1<<MCID::Commutable), 0xab2800105ULL, NULL, NULL, OperandInfo222 },  // Inst #3267 = VMULPSYrr
7452  { 3268,	7,	1,	0,	0,	"VMULPSrm", 0|(1<<MCID::MayLoad), 0xab2800106ULL, NULL, NULL, OperandInfo137 },  // Inst #3268 = VMULPSrm
7453  { 3269,	3,	1,	0,	0,	"VMULPSrr", 0|(1<<MCID::Commutable), 0xab2800105ULL, NULL, NULL, OperandInfo138 },  // Inst #3269 = VMULPSrr
7454  { 3270,	7,	1,	0,	0,	"VMULSDrm", 0|(1<<MCID::MayLoad), 0x4ab2000b06ULL, NULL, NULL, OperandInfo223 },  // Inst #3270 = VMULSDrm
7455  { 3271,	7,	1,	0,	0,	"VMULSDrm_Int", 0|(1<<MCID::MayLoad), 0x4ab2000b06ULL, NULL, NULL, OperandInfo137 },  // Inst #3271 = VMULSDrm_Int
7456  { 3272,	3,	1,	0,	0,	"VMULSDrr", 0|(1<<MCID::Commutable), 0x4ab2000b05ULL, NULL, NULL, OperandInfo224 },  // Inst #3272 = VMULSDrr
7457  { 3273,	3,	1,	0,	0,	"VMULSDrr_Int", 0, 0x4ab2000b05ULL, NULL, NULL, OperandInfo138 },  // Inst #3273 = VMULSDrr_Int
7458  { 3274,	7,	1,	0,	0,	"VMULSSrm", 0|(1<<MCID::MayLoad), 0x4ab2000c06ULL, NULL, NULL, OperandInfo225 },  // Inst #3274 = VMULSSrm
7459  { 3275,	7,	1,	0,	0,	"VMULSSrm_Int", 0|(1<<MCID::MayLoad), 0x4ab2000c06ULL, NULL, NULL, OperandInfo137 },  // Inst #3275 = VMULSSrm_Int
7460  { 3276,	3,	1,	0,	0,	"VMULSSrr", 0|(1<<MCID::Commutable), 0x4ab2000c05ULL, NULL, NULL, OperandInfo226 },  // Inst #3276 = VMULSSrr
7461  { 3277,	3,	1,	0,	0,	"VMULSSrr_Int", 0, 0x4ab2000c05ULL, NULL, NULL, OperandInfo138 },  // Inst #3277 = VMULSSrr_Int
7462  { 3278,	6,	1,	0,	0,	"VMWRITE32rm", 0|(1<<MCID::UnmodeledSideEffects), 0xf2000106ULL, NULL, NULL, OperandInfo12 },  // Inst #3278 = VMWRITE32rm
7463  { 3279,	2,	1,	0,	0,	"VMWRITE32rr", 0|(1<<MCID::UnmodeledSideEffects), 0xf2000105ULL, NULL, NULL, OperandInfo65 },  // Inst #3279 = VMWRITE32rr
7464  { 3280,	6,	1,	0,	0,	"VMWRITE64rm", 0|(1<<MCID::UnmodeledSideEffects), 0xf2000106ULL, NULL, NULL, OperandInfo13 },  // Inst #3280 = VMWRITE64rm
7465  { 3281,	2,	1,	0,	0,	"VMWRITE64rr", 0|(1<<MCID::UnmodeledSideEffects), 0xf2000105ULL, NULL, NULL, OperandInfo66 },  // Inst #3281 = VMWRITE64rr
7466  { 3282,	0,	0,	0,	0,	"VMXOFF", 0|(1<<MCID::UnmodeledSideEffects), 0x2000124ULL, NULL, NULL, 0 },  // Inst #3282 = VMXOFF
7467  { 3283,	5,	0,	0,	0,	"VMXON", 0|(1<<MCID::UnmodeledSideEffects), 0x18e000c1eULL, NULL, NULL, OperandInfo38 },  // Inst #3283 = VMXON
7468  { 3284,	7,	1,	0,	0,	"VORPDYrm", 0|(1<<MCID::MayLoad), 0xaad000146ULL, NULL, NULL, OperandInfo221 },  // Inst #3284 = VORPDYrm
7469  { 3285,	3,	1,	0,	0,	"VORPDYrr", 0|(1<<MCID::Commutable), 0xaad000145ULL, NULL, NULL, OperandInfo222 },  // Inst #3285 = VORPDYrr
7470  { 3286,	7,	1,	0,	0,	"VORPDrm", 0|(1<<MCID::MayLoad), 0xaad000146ULL, NULL, NULL, OperandInfo137 },  // Inst #3286 = VORPDrm
7471  { 3287,	3,	1,	0,	0,	"VORPDrr", 0|(1<<MCID::Commutable), 0xaad000145ULL, NULL, NULL, OperandInfo138 },  // Inst #3287 = VORPDrr
7472  { 3288,	7,	1,	0,	0,	"VORPSYrm", 0|(1<<MCID::MayLoad), 0xaac800106ULL, NULL, NULL, OperandInfo221 },  // Inst #3288 = VORPSYrm
7473  { 3289,	3,	1,	0,	0,	"VORPSYrr", 0|(1<<MCID::Commutable), 0xaac800105ULL, NULL, NULL, OperandInfo222 },  // Inst #3289 = VORPSYrr
7474  { 3290,	7,	1,	0,	0,	"VORPSrm", 0|(1<<MCID::MayLoad), 0xaac800106ULL, NULL, NULL, OperandInfo137 },  // Inst #3290 = VORPSrm
7475  { 3291,	3,	1,	0,	0,	"VORPSrr", 0|(1<<MCID::Commutable)|(1<<MCID::UnmodeledSideEffects), 0xaac800105ULL, NULL, NULL, OperandInfo138 },  // Inst #3291 = VORPSrr
7476  { 3292,	6,	1,	0,	0,	"VPABSBrm128", 0|(1<<MCID::MayLoad), 0x239804d46ULL, NULL, NULL, OperandInfo47 },  // Inst #3292 = VPABSBrm128
7477  { 3293,	2,	1,	0,	0,	"VPABSBrr128", 0, 0x239804d45ULL, NULL, NULL, OperandInfo48 },  // Inst #3293 = VPABSBrr128
7478  { 3294,	6,	1,	0,	0,	"VPABSDrm128", 0|(1<<MCID::MayLoad), 0x23d804d46ULL, NULL, NULL, OperandInfo47 },  // Inst #3294 = VPABSDrm128
7479  { 3295,	2,	1,	0,	0,	"VPABSDrr128", 0, 0x23d804d45ULL, NULL, NULL, OperandInfo48 },  // Inst #3295 = VPABSDrr128
7480  { 3296,	6,	1,	0,	0,	"VPABSWrm128", 0|(1<<MCID::MayLoad), 0x23b804d46ULL, NULL, NULL, OperandInfo47 },  // Inst #3296 = VPABSWrm128
7481  { 3297,	2,	1,	0,	0,	"VPABSWrr128", 0, 0x23b804d45ULL, NULL, NULL, OperandInfo48 },  // Inst #3297 = VPABSWrr128
7482  { 3298,	7,	1,	0,	0,	"VPACKSSDWrm", 0|(1<<MCID::MayLoad), 0xad7800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3298 = VPACKSSDWrm
7483  { 3299,	3,	1,	0,	0,	"VPACKSSDWrr", 0, 0xad7800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3299 = VPACKSSDWrr
7484  { 3300,	7,	1,	0,	0,	"VPACKSSWBrm", 0|(1<<MCID::MayLoad), 0xac7800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3300 = VPACKSSWBrm
7485  { 3301,	3,	1,	0,	0,	"VPACKSSWBrr", 0, 0xac7800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3301 = VPACKSSWBrr
7486  { 3302,	7,	1,	0,	0,	"VPACKUSDWrm", 0|(1<<MCID::MayLoad), 0xa57800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3302 = VPACKUSDWrm
7487  { 3303,	3,	1,	0,	0,	"VPACKUSDWrr", 0, 0xa57800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3303 = VPACKUSDWrr
7488  { 3304,	7,	1,	0,	0,	"VPACKUSWBrm", 0|(1<<MCID::MayLoad), 0xacf800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3304 = VPACKUSWBrm
7489  { 3305,	3,	1,	0,	0,	"VPACKUSWBrr", 0, 0xacf800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3305 = VPACKUSWBrr
7490  { 3306,	7,	1,	0,	0,	"VPADDBrm", 0|(1<<MCID::MayLoad), 0xbf9800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3306 = VPADDBrm
7491  { 3307,	3,	1,	0,	0,	"VPADDBrr", 0|(1<<MCID::Commutable), 0xbf9800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3307 = VPADDBrr
7492  { 3308,	7,	1,	0,	0,	"VPADDDrm", 0|(1<<MCID::MayLoad), 0xbfd800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3308 = VPADDDrm
7493  { 3309,	3,	1,	0,	0,	"VPADDDrr", 0|(1<<MCID::Commutable), 0xbfd800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3309 = VPADDDrr
7494  { 3310,	7,	1,	0,	0,	"VPADDQrm", 0|(1<<MCID::MayLoad), 0xba9800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3310 = VPADDQrm
7495  { 3311,	3,	1,	0,	0,	"VPADDQrr", 0|(1<<MCID::Commutable), 0xba9800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3311 = VPADDQrr
7496  { 3312,	7,	1,	0,	0,	"VPADDSBrm", 0|(1<<MCID::MayLoad), 0xbd9800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3312 = VPADDSBrm
7497  { 3313,	3,	1,	0,	0,	"VPADDSBrr", 0|(1<<MCID::Commutable), 0xbd9800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3313 = VPADDSBrr
7498  { 3314,	7,	1,	0,	0,	"VPADDSWrm", 0|(1<<MCID::MayLoad), 0xbdb800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3314 = VPADDSWrm
7499  { 3315,	3,	1,	0,	0,	"VPADDSWrr", 0|(1<<MCID::Commutable), 0xbdb800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3315 = VPADDSWrr
7500  { 3316,	7,	1,	0,	0,	"VPADDUSBrm", 0|(1<<MCID::MayLoad), 0xbb9800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3316 = VPADDUSBrm
7501  { 3317,	3,	1,	0,	0,	"VPADDUSBrr", 0|(1<<MCID::Commutable), 0xbb9800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3317 = VPADDUSBrr
7502  { 3318,	7,	1,	0,	0,	"VPADDUSWrm", 0|(1<<MCID::MayLoad), 0xbbb800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3318 = VPADDUSWrm
7503  { 3319,	3,	1,	0,	0,	"VPADDUSWrr", 0|(1<<MCID::Commutable), 0xbbb800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3319 = VPADDUSWrr
7504  { 3320,	7,	1,	0,	0,	"VPADDWrm", 0|(1<<MCID::MayLoad), 0xbfb800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3320 = VPADDWrm
7505  { 3321,	3,	1,	0,	0,	"VPADDWrr", 0|(1<<MCID::Commutable), 0xbfb800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3321 = VPADDWrr
7506  { 3322,	8,	1,	0,	0,	"VPALIGNR128rm", 0|(1<<MCID::UnmodeledSideEffects), 0xa1f804e46ULL, NULL, NULL, OperandInfo136 },  // Inst #3322 = VPALIGNR128rm
7507  { 3323,	4,	1,	0,	0,	"VPALIGNR128rr", 0|(1<<MCID::UnmodeledSideEffects), 0xa1f804e45ULL, NULL, NULL, OperandInfo86 },  // Inst #3323 = VPALIGNR128rr
7508  { 3324,	7,	1,	0,	0,	"VPANDNrm", 0|(1<<MCID::MayLoad), 0xbbf800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3324 = VPANDNrm
7509  { 3325,	3,	1,	0,	0,	"VPANDNrr", 0, 0xbbf800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3325 = VPANDNrr
7510  { 3326,	7,	1,	0,	0,	"VPANDrm", 0|(1<<MCID::MayLoad), 0xbb7800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3326 = VPANDrm
7511  { 3327,	3,	1,	0,	0,	"VPANDrr", 0|(1<<MCID::Commutable), 0xbb7800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3327 = VPANDrr
7512  { 3328,	7,	1,	0,	0,	"VPAVGBrm", 0|(1<<MCID::MayLoad), 0xbc1800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3328 = VPAVGBrm
7513  { 3329,	3,	1,	0,	0,	"VPAVGBrr", 0|(1<<MCID::Commutable), 0xbc1800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3329 = VPAVGBrr
7514  { 3330,	7,	1,	0,	0,	"VPAVGWrm", 0|(1<<MCID::MayLoad), 0xbc7800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3330 = VPAVGWrm
7515  { 3331,	3,	1,	0,	0,	"VPAVGWrr", 0|(1<<MCID::Commutable), 0xbc7800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3331 = VPAVGWrr
7516  { 3332,	8,	1,	0,	0,	"VPBLENDVBrm", 0|(1<<MCID::MayLoad), 0x1a99800e46ULL, NULL, NULL, OperandInfo231 },  // Inst #3332 = VPBLENDVBrm
7517  { 3333,	4,	1,	0,	0,	"VPBLENDVBrr", 0, 0x1a99800e45ULL, NULL, NULL, OperandInfo232 },  // Inst #3333 = VPBLENDVBrr
7518  { 3334,	8,	1,	0,	0,	"VPBLENDWrmi", 0|(1<<MCID::MayLoad), 0xa1d804e46ULL, NULL, NULL, OperandInfo136 },  // Inst #3334 = VPBLENDWrmi
7519  { 3335,	4,	1,	0,	0,	"VPBLENDWrri", 0, 0xa1d804e45ULL, NULL, NULL, OperandInfo86 },  // Inst #3335 = VPBLENDWrri
7520  { 3336,	8,	1,	0,	0,	"VPCLMULQDQrm", 0|(1<<MCID::UnmodeledSideEffects), 0xa89804e46ULL, NULL, NULL, OperandInfo136 },  // Inst #3336 = VPCLMULQDQrm
7521  { 3337,	4,	1,	0,	0,	"VPCLMULQDQrr", 0|(1<<MCID::UnmodeledSideEffects), 0xa89804e45ULL, NULL, NULL, OperandInfo86 },  // Inst #3337 = VPCLMULQDQrr
7522  { 3338,	7,	1,	0,	0,	"VPCMPEQBrm", 0|(1<<MCID::MayLoad), 0xae9800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3338 = VPCMPEQBrm
7523  { 3339,	3,	1,	0,	0,	"VPCMPEQBrr", 0|(1<<MCID::Commutable), 0xae9800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3339 = VPCMPEQBrr
7524  { 3340,	7,	1,	0,	0,	"VPCMPEQDrm", 0|(1<<MCID::MayLoad), 0xaed800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3340 = VPCMPEQDrm
7525  { 3341,	3,	1,	0,	0,	"VPCMPEQDrr", 0|(1<<MCID::Commutable), 0xaed800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3341 = VPCMPEQDrr
7526  { 3342,	7,	1,	0,	0,	"VPCMPEQQrm", 0|(1<<MCID::MayLoad), 0xa53800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3342 = VPCMPEQQrm
7527  { 3343,	3,	1,	0,	0,	"VPCMPEQQrr", 0|(1<<MCID::Commutable), 0xa53800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3343 = VPCMPEQQrr
7528  { 3344,	7,	1,	0,	0,	"VPCMPEQWrm", 0|(1<<MCID::MayLoad), 0xaeb800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3344 = VPCMPEQWrm
7529  { 3345,	3,	1,	0,	0,	"VPCMPEQWrr", 0|(1<<MCID::Commutable), 0xaeb800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3345 = VPCMPEQWrr
7530  { 3346,	7,	0,	0,	0,	"VPCMPESTRIArm", 0|(1<<MCID::MayLoad), 0x2c3804e46ULL, ImplicitList15, ImplicitList45, OperandInfo49 },  // Inst #3346 = VPCMPESTRIArm
7531  { 3347,	3,	0,	0,	0,	"VPCMPESTRIArr", 0, 0x2c3804e45ULL, ImplicitList15, ImplicitList45, OperandInfo50 },  // Inst #3347 = VPCMPESTRIArr
7532  { 3348,	7,	0,	0,	0,	"VPCMPESTRICrm", 0|(1<<MCID::MayLoad), 0x2c3804e46ULL, ImplicitList15, ImplicitList45, OperandInfo49 },  // Inst #3348 = VPCMPESTRICrm
7533  { 3349,	3,	0,	0,	0,	"VPCMPESTRICrr", 0, 0x2c3804e45ULL, ImplicitList15, ImplicitList45, OperandInfo50 },  // Inst #3349 = VPCMPESTRICrr
7534  { 3350,	7,	0,	0,	0,	"VPCMPESTRIOrm", 0|(1<<MCID::MayLoad), 0x2c3804e46ULL, ImplicitList15, ImplicitList45, OperandInfo49 },  // Inst #3350 = VPCMPESTRIOrm
7535  { 3351,	3,	0,	0,	0,	"VPCMPESTRIOrr", 0, 0x2c3804e45ULL, ImplicitList15, ImplicitList45, OperandInfo50 },  // Inst #3351 = VPCMPESTRIOrr
7536  { 3352,	7,	0,	0,	0,	"VPCMPESTRISrm", 0|(1<<MCID::MayLoad), 0x2c3804e46ULL, ImplicitList15, ImplicitList45, OperandInfo49 },  // Inst #3352 = VPCMPESTRISrm
7537  { 3353,	3,	0,	0,	0,	"VPCMPESTRISrr", 0, 0x2c3804e45ULL, ImplicitList15, ImplicitList45, OperandInfo50 },  // Inst #3353 = VPCMPESTRISrr
7538  { 3354,	7,	0,	0,	0,	"VPCMPESTRIZrm", 0|(1<<MCID::MayLoad), 0x2c3804e46ULL, ImplicitList15, ImplicitList45, OperandInfo49 },  // Inst #3354 = VPCMPESTRIZrm
7539  { 3355,	3,	0,	0,	0,	"VPCMPESTRIZrr", 0, 0x2c3804e45ULL, ImplicitList15, ImplicitList45, OperandInfo50 },  // Inst #3355 = VPCMPESTRIZrr
7540  { 3356,	7,	0,	0,	0,	"VPCMPESTRIrm", 0|(1<<MCID::MayLoad), 0x2c3804e46ULL, ImplicitList15, ImplicitList45, OperandInfo49 },  // Inst #3356 = VPCMPESTRIrm
7541  { 3357,	3,	0,	0,	0,	"VPCMPESTRIrr", 0, 0x2c3804e45ULL, ImplicitList15, ImplicitList45, OperandInfo50 },  // Inst #3357 = VPCMPESTRIrr
7542  { 3358,	8,	1,	0,	0,	"VPCMPESTRM128MEM", 0|(1<<MCID::MayLoad)|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList15, ImplicitList1, OperandInfo136 },  // Inst #3358 = VPCMPESTRM128MEM
7543  { 3359,	4,	1,	0,	0,	"VPCMPESTRM128REG", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList15, ImplicitList1, OperandInfo86 },  // Inst #3359 = VPCMPESTRM128REG
7544  { 3360,	7,	0,	0,	0,	"VPCMPESTRM128rm", 0|(1<<MCID::UnmodeledSideEffects), 0x2c1804e46ULL, ImplicitList15, ImplicitList46, OperandInfo49 },  // Inst #3360 = VPCMPESTRM128rm
7545  { 3361,	3,	0,	0,	0,	"VPCMPESTRM128rr", 0|(1<<MCID::UnmodeledSideEffects), 0x2c1804e45ULL, ImplicitList15, ImplicitList46, OperandInfo50 },  // Inst #3361 = VPCMPESTRM128rr
7546  { 3362,	7,	1,	0,	0,	"VPCMPGTBrm", 0|(1<<MCID::MayLoad), 0xac9800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3362 = VPCMPGTBrm
7547  { 3363,	3,	1,	0,	0,	"VPCMPGTBrr", 0, 0xac9800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3363 = VPCMPGTBrr
7548  { 3364,	7,	1,	0,	0,	"VPCMPGTDrm", 0|(1<<MCID::MayLoad), 0xacd800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3364 = VPCMPGTDrm
7549  { 3365,	3,	1,	0,	0,	"VPCMPGTDrr", 0, 0xacd800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3365 = VPCMPGTDrr
7550  { 3366,	7,	1,	0,	0,	"VPCMPGTQrm", 0|(1<<MCID::MayLoad), 0xa6f800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3366 = VPCMPGTQrm
7551  { 3367,	3,	1,	0,	0,	"VPCMPGTQrr", 0, 0xa6f800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3367 = VPCMPGTQrr
7552  { 3368,	7,	1,	0,	0,	"VPCMPGTWrm", 0|(1<<MCID::MayLoad), 0xacb800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3368 = VPCMPGTWrm
7553  { 3369,	3,	1,	0,	0,	"VPCMPGTWrr", 0, 0xacb800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3369 = VPCMPGTWrr
7554  { 3370,	7,	0,	0,	0,	"VPCMPISTRIArm", 0|(1<<MCID::MayLoad), 0x2c7804e46ULL, NULL, ImplicitList45, OperandInfo49 },  // Inst #3370 = VPCMPISTRIArm
7555  { 3371,	3,	0,	0,	0,	"VPCMPISTRIArr", 0, 0x2c7804e45ULL, NULL, ImplicitList45, OperandInfo50 },  // Inst #3371 = VPCMPISTRIArr
7556  { 3372,	7,	0,	0,	0,	"VPCMPISTRICrm", 0|(1<<MCID::MayLoad), 0x2c7804e46ULL, NULL, ImplicitList45, OperandInfo49 },  // Inst #3372 = VPCMPISTRICrm
7557  { 3373,	3,	0,	0,	0,	"VPCMPISTRICrr", 0, 0x2c7804e45ULL, NULL, ImplicitList45, OperandInfo50 },  // Inst #3373 = VPCMPISTRICrr
7558  { 3374,	7,	0,	0,	0,	"VPCMPISTRIOrm", 0|(1<<MCID::MayLoad), 0x2c7804e46ULL, NULL, ImplicitList45, OperandInfo49 },  // Inst #3374 = VPCMPISTRIOrm
7559  { 3375,	3,	0,	0,	0,	"VPCMPISTRIOrr", 0, 0x2c7804e45ULL, NULL, ImplicitList45, OperandInfo50 },  // Inst #3375 = VPCMPISTRIOrr
7560  { 3376,	7,	0,	0,	0,	"VPCMPISTRISrm", 0|(1<<MCID::MayLoad), 0x2c7804e46ULL, NULL, ImplicitList45, OperandInfo49 },  // Inst #3376 = VPCMPISTRISrm
7561  { 3377,	3,	0,	0,	0,	"VPCMPISTRISrr", 0, 0x2c7804e45ULL, NULL, ImplicitList45, OperandInfo50 },  // Inst #3377 = VPCMPISTRISrr
7562  { 3378,	7,	0,	0,	0,	"VPCMPISTRIZrm", 0|(1<<MCID::MayLoad), 0x2c7804e46ULL, NULL, ImplicitList45, OperandInfo49 },  // Inst #3378 = VPCMPISTRIZrm
7563  { 3379,	3,	0,	0,	0,	"VPCMPISTRIZrr", 0, 0x2c7804e45ULL, NULL, ImplicitList45, OperandInfo50 },  // Inst #3379 = VPCMPISTRIZrr
7564  { 3380,	7,	0,	0,	0,	"VPCMPISTRIrm", 0|(1<<MCID::MayLoad), 0x2c7804e46ULL, NULL, ImplicitList45, OperandInfo49 },  // Inst #3380 = VPCMPISTRIrm
7565  { 3381,	3,	0,	0,	0,	"VPCMPISTRIrr", 0, 0x2c7804e45ULL, NULL, ImplicitList45, OperandInfo50 },  // Inst #3381 = VPCMPISTRIrr
7566  { 3382,	8,	1,	0,	0,	"VPCMPISTRM128MEM", 0|(1<<MCID::MayLoad)|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo136 },  // Inst #3382 = VPCMPISTRM128MEM
7567  { 3383,	4,	1,	0,	0,	"VPCMPISTRM128REG", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, NULL, ImplicitList1, OperandInfo86 },  // Inst #3383 = VPCMPISTRM128REG
7568  { 3384,	7,	0,	0,	0,	"VPCMPISTRM128rm", 0|(1<<MCID::UnmodeledSideEffects), 0x2c5804e46ULL, NULL, ImplicitList46, OperandInfo49 },  // Inst #3384 = VPCMPISTRM128rm
7569  { 3385,	3,	0,	0,	0,	"VPCMPISTRM128rr", 0|(1<<MCID::UnmodeledSideEffects), 0x2c5804e45ULL, NULL, ImplicitList46, OperandInfo50 },  // Inst #3385 = VPCMPISTRM128rr
7570  { 3386,	8,	1,	0,	0,	"VPERM2F128rm", 0|(1<<MCID::UnmodeledSideEffects), 0xa0d804e46ULL, NULL, NULL, OperandInfo228 },  // Inst #3386 = VPERM2F128rm
7571  { 3387,	4,	1,	0,	0,	"VPERM2F128rr", 0|(1<<MCID::UnmodeledSideEffects), 0xa0d804e45ULL, NULL, NULL, OperandInfo87 },  // Inst #3387 = VPERM2F128rr
7572  { 3388,	7,	1,	0,	0,	"VPERMILPDYmi", 0|(1<<MCID::MayLoad), 0x20b804e46ULL, NULL, NULL, OperandInfo257 },  // Inst #3388 = VPERMILPDYmi
7573  { 3389,	3,	1,	0,	0,	"VPERMILPDYri", 0, 0x20b804e45ULL, NULL, NULL, OperandInfo258 },  // Inst #3389 = VPERMILPDYri
7574  { 3390,	7,	1,	0,	0,	"VPERMILPDYrm", 0|(1<<MCID::MayLoad), 0xa1b800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #3390 = VPERMILPDYrm
7575  { 3391,	3,	1,	0,	0,	"VPERMILPDYrr", 0, 0xa1b800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #3391 = VPERMILPDYrr
7576  { 3392,	7,	1,	0,	0,	"VPERMILPDmi", 0|(1<<MCID::MayLoad), 0x20b804e46ULL, NULL, NULL, OperandInfo49 },  // Inst #3392 = VPERMILPDmi
7577  { 3393,	3,	1,	0,	0,	"VPERMILPDri", 0, 0x20b804e45ULL, NULL, NULL, OperandInfo50 },  // Inst #3393 = VPERMILPDri
7578  { 3394,	7,	1,	0,	0,	"VPERMILPDrm", 0|(1<<MCID::MayLoad), 0xa1b800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3394 = VPERMILPDrm
7579  { 3395,	3,	1,	0,	0,	"VPERMILPDrr", 0, 0xa1b800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3395 = VPERMILPDrr
7580  { 3396,	7,	1,	0,	0,	"VPERMILPSYmi", 0|(1<<MCID::MayLoad), 0x209804e46ULL, NULL, NULL, OperandInfo257 },  // Inst #3396 = VPERMILPSYmi
7581  { 3397,	3,	1,	0,	0,	"VPERMILPSYri", 0, 0x209804e45ULL, NULL, NULL, OperandInfo258 },  // Inst #3397 = VPERMILPSYri
7582  { 3398,	7,	1,	0,	0,	"VPERMILPSYrm", 0|(1<<MCID::MayLoad), 0xa19800d46ULL, NULL, NULL, OperandInfo221 },  // Inst #3398 = VPERMILPSYrm
7583  { 3399,	3,	1,	0,	0,	"VPERMILPSYrr", 0, 0xa19800d45ULL, NULL, NULL, OperandInfo222 },  // Inst #3399 = VPERMILPSYrr
7584  { 3400,	7,	1,	0,	0,	"VPERMILPSmi", 0|(1<<MCID::MayLoad), 0x209804e46ULL, NULL, NULL, OperandInfo49 },  // Inst #3400 = VPERMILPSmi
7585  { 3401,	3,	1,	0,	0,	"VPERMILPSri", 0, 0x209804e45ULL, NULL, NULL, OperandInfo50 },  // Inst #3401 = VPERMILPSri
7586  { 3402,	7,	1,	0,	0,	"VPERMILPSrm", 0|(1<<MCID::MayLoad), 0xa19800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3402 = VPERMILPSrm
7587  { 3403,	3,	1,	0,	0,	"VPERMILPSrr", 0, 0xa19800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3403 = VPERMILPSrr
7588  { 3404,	7,	0,	0,	0,	"VPEXTRBmr", 0|(1<<MCID::UnmodeledSideEffects), 0x229804e44ULL, NULL, NULL, OperandInfo115 },  // Inst #3404 = VPEXTRBmr
7589  { 3405,	3,	1,	0,	0,	"VPEXTRBrr", 0, 0x229804e43ULL, NULL, NULL, OperandInfo116 },  // Inst #3405 = VPEXTRBrr
7590  { 3406,	3,	1,	0,	0,	"VPEXTRBrr64", 0|(1<<MCID::UnmodeledSideEffects), 0x229804e43ULL, NULL, NULL, OperandInfo200 },  // Inst #3406 = VPEXTRBrr64
7591  { 3407,	7,	0,	0,	0,	"VPEXTRDmr", 0|(1<<MCID::MayStore), 0x22d804e44ULL, NULL, NULL, OperandInfo115 },  // Inst #3407 = VPEXTRDmr
7592  { 3408,	3,	1,	0,	0,	"VPEXTRDrr", 0, 0x22d804e43ULL, NULL, NULL, OperandInfo116 },  // Inst #3408 = VPEXTRDrr
7593  { 3409,	7,	0,	0,	0,	"VPEXTRQmr", 0|(1<<MCID::MayStore), 0x62d806e44ULL, NULL, NULL, OperandInfo115 },  // Inst #3409 = VPEXTRQmr
7594  { 3410,	3,	1,	0,	0,	"VPEXTRQrr", 0, 0x62d806e43ULL, NULL, NULL, OperandInfo200 },  // Inst #3410 = VPEXTRQrr
7595  { 3411,	7,	0,	0,	0,	"VPEXTRWmr", 0|(1<<MCID::UnmodeledSideEffects), 0x22b804e44ULL, NULL, NULL, OperandInfo115 },  // Inst #3411 = VPEXTRWmr
7596  { 3412,	3,	1,	0,	0,	"VPEXTRWri", 0, 0x38b804145ULL, NULL, NULL, OperandInfo116 },  // Inst #3412 = VPEXTRWri
7597  { 3413,	7,	1,	0,	0,	"VPHADDDrm128", 0|(1<<MCID::MayLoad), 0xa05800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3413 = VPHADDDrm128
7598  { 3414,	3,	1,	0,	0,	"VPHADDDrr128", 0, 0xa05800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3414 = VPHADDDrr128
7599  { 3415,	7,	1,	0,	0,	"VPHADDSWrm128", 0|(1<<MCID::MayLoad), 0xa07800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3415 = VPHADDSWrm128
7600  { 3416,	3,	1,	0,	0,	"VPHADDSWrr128", 0, 0xa07800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3416 = VPHADDSWrr128
7601  { 3417,	7,	1,	0,	0,	"VPHADDWrm128", 0|(1<<MCID::MayLoad), 0xa03800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3417 = VPHADDWrm128
7602  { 3418,	3,	1,	0,	0,	"VPHADDWrr128", 0, 0xa03800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3418 = VPHADDWrr128
7603  { 3419,	6,	1,	0,	0,	"VPHMINPOSUWrm128", 0|(1<<MCID::MayLoad), 0x283800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #3419 = VPHMINPOSUWrm128
7604  { 3420,	2,	1,	0,	0,	"VPHMINPOSUWrr128", 0, 0x283800d45ULL, NULL, NULL, OperandInfo48 },  // Inst #3420 = VPHMINPOSUWrr128
7605  { 3421,	7,	1,	0,	0,	"VPHSUBDrm128", 0|(1<<MCID::MayLoad), 0xa0d800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3421 = VPHSUBDrm128
7606  { 3422,	3,	1,	0,	0,	"VPHSUBDrr128", 0, 0xa0d800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3422 = VPHSUBDrr128
7607  { 3423,	7,	1,	0,	0,	"VPHSUBSWrm128", 0|(1<<MCID::MayLoad), 0xa0f800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3423 = VPHSUBSWrm128
7608  { 3424,	3,	1,	0,	0,	"VPHSUBSWrr128", 0, 0xa0f800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3424 = VPHSUBSWrr128
7609  { 3425,	7,	1,	0,	0,	"VPHSUBWrm128", 0|(1<<MCID::MayLoad), 0xa0b800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3425 = VPHSUBWrm128
7610  { 3426,	3,	1,	0,	0,	"VPHSUBWrr128", 0, 0xa0b800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3426 = VPHSUBWrr128
7611  { 3427,	8,	1,	0,	0,	"VPINSRBrm", 0|(1<<MCID::MayLoad), 0xa41804e46ULL, NULL, NULL, OperandInfo136 },  // Inst #3427 = VPINSRBrm
7612  { 3428,	4,	1,	0,	0,	"VPINSRBrr", 0, 0xa41804e45ULL, NULL, NULL, OperandInfo259 },  // Inst #3428 = VPINSRBrr
7613  { 3429,	8,	1,	0,	0,	"VPINSRDrm", 0|(1<<MCID::MayLoad), 0xa45804e46ULL, NULL, NULL, OperandInfo136 },  // Inst #3429 = VPINSRDrm
7614  { 3430,	4,	1,	0,	0,	"VPINSRDrr", 0, 0xa45804e45ULL, NULL, NULL, OperandInfo259 },  // Inst #3430 = VPINSRDrr
7615  { 3431,	8,	1,	0,	0,	"VPINSRQrm", 0|(1<<MCID::MayLoad), 0xe45804e46ULL, NULL, NULL, OperandInfo136 },  // Inst #3431 = VPINSRQrm
7616  { 3432,	4,	1,	0,	0,	"VPINSRQrr", 0, 0xe45804e45ULL, NULL, NULL, OperandInfo260 },  // Inst #3432 = VPINSRQrr
7617  { 3433,	8,	1,	0,	0,	"VPINSRWrmi", 0|(1<<MCID::MayLoad), 0xb89804146ULL, NULL, NULL, OperandInfo136 },  // Inst #3433 = VPINSRWrmi
7618  { 3434,	4,	1,	0,	0,	"VPINSRWrr64i", 0|(1<<MCID::UnmodeledSideEffects), 0xb89804145ULL, NULL, NULL, OperandInfo260 },  // Inst #3434 = VPINSRWrr64i
7619  { 3435,	4,	1,	0,	0,	"VPINSRWrri", 0, 0xb89804145ULL, NULL, NULL, OperandInfo259 },  // Inst #3435 = VPINSRWrri
7620  { 3436,	7,	1,	0,	0,	"VPMADDUBSWrm128", 0|(1<<MCID::MayLoad), 0xa09800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3436 = VPMADDUBSWrm128
7621  { 3437,	3,	1,	0,	0,	"VPMADDUBSWrr128", 0, 0xa09800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3437 = VPMADDUBSWrr128
7622  { 3438,	7,	1,	0,	0,	"VPMADDWDrm", 0|(1<<MCID::MayLoad), 0xbeb800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3438 = VPMADDWDrm
7623  { 3439,	3,	1,	0,	0,	"VPMADDWDrr", 0|(1<<MCID::Commutable), 0xbeb800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3439 = VPMADDWDrr
7624  { 3440,	7,	1,	0,	0,	"VPMAXSBrm", 0|(1<<MCID::MayLoad), 0xa79800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3440 = VPMAXSBrm
7625  { 3441,	3,	1,	0,	0,	"VPMAXSBrr", 0|(1<<MCID::Commutable), 0xa79800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3441 = VPMAXSBrr
7626  { 3442,	7,	1,	0,	0,	"VPMAXSDrm", 0|(1<<MCID::MayLoad), 0xa7b800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3442 = VPMAXSDrm
7627  { 3443,	3,	1,	0,	0,	"VPMAXSDrr", 0|(1<<MCID::Commutable), 0xa7b800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3443 = VPMAXSDrr
7628  { 3444,	7,	1,	0,	0,	"VPMAXSWrm", 0|(1<<MCID::MayLoad), 0xbdd800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3444 = VPMAXSWrm
7629  { 3445,	3,	1,	0,	0,	"VPMAXSWrr", 0|(1<<MCID::Commutable), 0xbdd800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3445 = VPMAXSWrr
7630  { 3446,	7,	1,	0,	0,	"VPMAXUBrm", 0|(1<<MCID::MayLoad), 0xbbd800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3446 = VPMAXUBrm
7631  { 3447,	3,	1,	0,	0,	"VPMAXUBrr", 0|(1<<MCID::Commutable), 0xbbd800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3447 = VPMAXUBrr
7632  { 3448,	7,	1,	0,	0,	"VPMAXUDrm", 0|(1<<MCID::MayLoad), 0xa7f800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3448 = VPMAXUDrm
7633  { 3449,	3,	1,	0,	0,	"VPMAXUDrr", 0|(1<<MCID::Commutable), 0xa7f800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3449 = VPMAXUDrr
7634  { 3450,	7,	1,	0,	0,	"VPMAXUWrm", 0|(1<<MCID::MayLoad), 0xa7d800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3450 = VPMAXUWrm
7635  { 3451,	3,	1,	0,	0,	"VPMAXUWrr", 0|(1<<MCID::Commutable), 0xa7d800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3451 = VPMAXUWrr
7636  { 3452,	7,	1,	0,	0,	"VPMINSBrm", 0|(1<<MCID::MayLoad), 0xa71800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3452 = VPMINSBrm
7637  { 3453,	3,	1,	0,	0,	"VPMINSBrr", 0|(1<<MCID::Commutable), 0xa71800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3453 = VPMINSBrr
7638  { 3454,	7,	1,	0,	0,	"VPMINSDrm", 0|(1<<MCID::MayLoad), 0xa73800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3454 = VPMINSDrm
7639  { 3455,	3,	1,	0,	0,	"VPMINSDrr", 0|(1<<MCID::Commutable), 0xa73800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3455 = VPMINSDrr
7640  { 3456,	7,	1,	0,	0,	"VPMINSWrm", 0|(1<<MCID::MayLoad), 0xbd5800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3456 = VPMINSWrm
7641  { 3457,	3,	1,	0,	0,	"VPMINSWrr", 0|(1<<MCID::Commutable), 0xbd5800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3457 = VPMINSWrr
7642  { 3458,	7,	1,	0,	0,	"VPMINUBrm", 0|(1<<MCID::MayLoad), 0xbb5800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3458 = VPMINUBrm
7643  { 3459,	3,	1,	0,	0,	"VPMINUBrr", 0|(1<<MCID::Commutable), 0xbb5800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3459 = VPMINUBrr
7644  { 3460,	7,	1,	0,	0,	"VPMINUDrm", 0|(1<<MCID::MayLoad), 0xa77800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3460 = VPMINUDrm
7645  { 3461,	3,	1,	0,	0,	"VPMINUDrr", 0|(1<<MCID::Commutable), 0xa77800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3461 = VPMINUDrr
7646  { 3462,	7,	1,	0,	0,	"VPMINUWrm", 0|(1<<MCID::MayLoad), 0xa75800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3462 = VPMINUWrm
7647  { 3463,	3,	1,	0,	0,	"VPMINUWrr", 0|(1<<MCID::Commutable), 0xa75800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3463 = VPMINUWrr
7648  { 3464,	2,	1,	0,	0,	"VPMOVMSKBr64r", 0|(1<<MCID::UnmodeledSideEffects), 0x3af800145ULL, NULL, NULL, OperandInfo97 },  // Inst #3464 = VPMOVMSKBr64r
7649  { 3465,	2,	1,	0,	0,	"VPMOVMSKBrr", 0, 0x3af800145ULL, NULL, NULL, OperandInfo98 },  // Inst #3465 = VPMOVMSKBrr
7650  { 3466,	6,	1,	0,	0,	"VPMOVSXBDrm", 0|(1<<MCID::MayLoad), 0x243800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #3466 = VPMOVSXBDrm
7651  { 3467,	2,	1,	0,	0,	"VPMOVSXBDrr", 0, 0x243800d45ULL, NULL, NULL, OperandInfo48 },  // Inst #3467 = VPMOVSXBDrr
7652  { 3468,	6,	1,	0,	0,	"VPMOVSXBQrm", 0|(1<<MCID::MayLoad), 0x245800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #3468 = VPMOVSXBQrm
7653  { 3469,	2,	1,	0,	0,	"VPMOVSXBQrr", 0, 0x245800d45ULL, NULL, NULL, OperandInfo48 },  // Inst #3469 = VPMOVSXBQrr
7654  { 3470,	6,	1,	0,	0,	"VPMOVSXBWrm", 0|(1<<MCID::MayLoad), 0x241800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #3470 = VPMOVSXBWrm
7655  { 3471,	2,	1,	0,	0,	"VPMOVSXBWrr", 0, 0x241800d45ULL, NULL, NULL, OperandInfo48 },  // Inst #3471 = VPMOVSXBWrr
7656  { 3472,	6,	1,	0,	0,	"VPMOVSXDQrm", 0|(1<<MCID::MayLoad), 0x24b800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #3472 = VPMOVSXDQrm
7657  { 3473,	2,	1,	0,	0,	"VPMOVSXDQrr", 0, 0x24b800d45ULL, NULL, NULL, OperandInfo48 },  // Inst #3473 = VPMOVSXDQrr
7658  { 3474,	6,	1,	0,	0,	"VPMOVSXWDrm", 0|(1<<MCID::MayLoad), 0x247800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #3474 = VPMOVSXWDrm
7659  { 3475,	2,	1,	0,	0,	"VPMOVSXWDrr", 0, 0x247800d45ULL, NULL, NULL, OperandInfo48 },  // Inst #3475 = VPMOVSXWDrr
7660  { 3476,	6,	1,	0,	0,	"VPMOVSXWQrm", 0|(1<<MCID::MayLoad), 0x249800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #3476 = VPMOVSXWQrm
7661  { 3477,	2,	1,	0,	0,	"VPMOVSXWQrr", 0, 0x249800d45ULL, NULL, NULL, OperandInfo48 },  // Inst #3477 = VPMOVSXWQrr
7662  { 3478,	6,	1,	0,	0,	"VPMOVZXBDrm", 0|(1<<MCID::MayLoad), 0x263800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #3478 = VPMOVZXBDrm
7663  { 3479,	2,	1,	0,	0,	"VPMOVZXBDrr", 0, 0x263800d45ULL, NULL, NULL, OperandInfo48 },  // Inst #3479 = VPMOVZXBDrr
7664  { 3480,	6,	1,	0,	0,	"VPMOVZXBQrm", 0|(1<<MCID::MayLoad), 0x265800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #3480 = VPMOVZXBQrm
7665  { 3481,	2,	1,	0,	0,	"VPMOVZXBQrr", 0, 0x265800d45ULL, NULL, NULL, OperandInfo48 },  // Inst #3481 = VPMOVZXBQrr
7666  { 3482,	6,	1,	0,	0,	"VPMOVZXBWrm", 0|(1<<MCID::MayLoad), 0x261800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #3482 = VPMOVZXBWrm
7667  { 3483,	2,	1,	0,	0,	"VPMOVZXBWrr", 0, 0x261800d45ULL, NULL, NULL, OperandInfo48 },  // Inst #3483 = VPMOVZXBWrr
7668  { 3484,	6,	1,	0,	0,	"VPMOVZXDQrm", 0|(1<<MCID::MayLoad), 0x26b800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #3484 = VPMOVZXDQrm
7669  { 3485,	2,	1,	0,	0,	"VPMOVZXDQrr", 0, 0x26b800d45ULL, NULL, NULL, OperandInfo48 },  // Inst #3485 = VPMOVZXDQrr
7670  { 3486,	6,	1,	0,	0,	"VPMOVZXWDrm", 0|(1<<MCID::MayLoad), 0x267800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #3486 = VPMOVZXWDrm
7671  { 3487,	2,	1,	0,	0,	"VPMOVZXWDrr", 0, 0x267800d45ULL, NULL, NULL, OperandInfo48 },  // Inst #3487 = VPMOVZXWDrr
7672  { 3488,	6,	1,	0,	0,	"VPMOVZXWQrm", 0|(1<<MCID::MayLoad), 0x269800d46ULL, NULL, NULL, OperandInfo47 },  // Inst #3488 = VPMOVZXWQrm
7673  { 3489,	2,	1,	0,	0,	"VPMOVZXWQrr", 0, 0x269800d45ULL, NULL, NULL, OperandInfo48 },  // Inst #3489 = VPMOVZXWQrr
7674  { 3490,	7,	1,	0,	0,	"VPMULDQrm", 0|(1<<MCID::MayLoad), 0xa51800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3490 = VPMULDQrm
7675  { 3491,	3,	1,	0,	0,	"VPMULDQrr", 0|(1<<MCID::Commutable), 0xa51800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3491 = VPMULDQrr
7676  { 3492,	7,	1,	0,	0,	"VPMULHRSWrm128", 0|(1<<MCID::MayLoad), 0xa17800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3492 = VPMULHRSWrm128
7677  { 3493,	3,	1,	0,	0,	"VPMULHRSWrr128", 0|(1<<MCID::Commutable), 0xa17800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3493 = VPMULHRSWrr128
7678  { 3494,	7,	1,	0,	0,	"VPMULHUWrm", 0|(1<<MCID::MayLoad), 0xbc9800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3494 = VPMULHUWrm
7679  { 3495,	3,	1,	0,	0,	"VPMULHUWrr", 0|(1<<MCID::Commutable), 0xbc9800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3495 = VPMULHUWrr
7680  { 3496,	7,	1,	0,	0,	"VPMULHWrm", 0|(1<<MCID::MayLoad), 0xbcb800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3496 = VPMULHWrm
7681  { 3497,	3,	1,	0,	0,	"VPMULHWrr", 0|(1<<MCID::Commutable), 0xbcb800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3497 = VPMULHWrr
7682  { 3498,	7,	1,	0,	0,	"VPMULLDrm", 0|(1<<MCID::MayLoad), 0xa81800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3498 = VPMULLDrm
7683  { 3499,	3,	1,	0,	0,	"VPMULLDrr", 0|(1<<MCID::Commutable), 0xa81800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3499 = VPMULLDrr
7684  { 3500,	7,	1,	0,	0,	"VPMULLWrm", 0|(1<<MCID::MayLoad), 0xbab800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3500 = VPMULLWrm
7685  { 3501,	3,	1,	0,	0,	"VPMULLWrr", 0|(1<<MCID::Commutable), 0xbab800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3501 = VPMULLWrr
7686  { 3502,	7,	1,	0,	0,	"VPMULUDQrm", 0|(1<<MCID::MayLoad), 0xbe9800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3502 = VPMULUDQrm
7687  { 3503,	3,	1,	0,	0,	"VPMULUDQrr", 0|(1<<MCID::Commutable), 0xbe9800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3503 = VPMULUDQrr
7688  { 3504,	7,	1,	0,	0,	"VPORrm", 0|(1<<MCID::MayLoad), 0xbd7800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3504 = VPORrm
7689  { 3505,	3,	1,	0,	0,	"VPORrr", 0|(1<<MCID::Commutable), 0xbd7800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3505 = VPORrr
7690  { 3506,	7,	1,	0,	0,	"VPSADBWrm", 0|(1<<MCID::MayLoad), 0xbed800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3506 = VPSADBWrm
7691  { 3507,	3,	1,	0,	0,	"VPSADBWrr", 0|(1<<MCID::Commutable), 0xbed800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3507 = VPSADBWrr
7692  { 3508,	7,	1,	0,	0,	"VPSHUFBrm128", 0|(1<<MCID::MayLoad), 0xa01800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3508 = VPSHUFBrm128
7693  { 3509,	3,	1,	0,	0,	"VPSHUFBrr128", 0, 0xa01800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3509 = VPSHUFBrr128
7694  { 3510,	7,	1,	0,	0,	"VPSHUFDmi", 0|(1<<MCID::MayLoad), 0x2e1804146ULL, NULL, NULL, OperandInfo49 },  // Inst #3510 = VPSHUFDmi
7695  { 3511,	3,	1,	0,	0,	"VPSHUFDri", 0, 0x2e1804145ULL, NULL, NULL, OperandInfo50 },  // Inst #3511 = VPSHUFDri
7696  { 3512,	7,	1,	0,	0,	"VPSHUFHWmi", 0|(1<<MCID::MayLoad), 0x2e1804c06ULL, NULL, NULL, OperandInfo49 },  // Inst #3512 = VPSHUFHWmi
7697  { 3513,	3,	1,	0,	0,	"VPSHUFHWri", 0, 0x2e1804c05ULL, NULL, NULL, OperandInfo50 },  // Inst #3513 = VPSHUFHWri
7698  { 3514,	7,	1,	0,	0,	"VPSHUFLWmi", 0|(1<<MCID::MayLoad), 0x2e1804b06ULL, NULL, NULL, OperandInfo49 },  // Inst #3514 = VPSHUFLWmi
7699  { 3515,	3,	1,	0,	0,	"VPSHUFLWri", 0, 0x2e1804b05ULL, NULL, NULL, OperandInfo50 },  // Inst #3515 = VPSHUFLWri
7700  { 3516,	7,	1,	0,	0,	"VPSIGNBrm128", 0|(1<<MCID::MayLoad), 0xa11800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3516 = VPSIGNBrm128
7701  { 3517,	3,	1,	0,	0,	"VPSIGNBrr128", 0, 0xa11800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3517 = VPSIGNBrr128
7702  { 3518,	7,	1,	0,	0,	"VPSIGNDrm128", 0|(1<<MCID::MayLoad), 0xa15800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3518 = VPSIGNDrm128
7703  { 3519,	3,	1,	0,	0,	"VPSIGNDrr128", 0, 0xa15800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3519 = VPSIGNDrr128
7704  { 3520,	7,	1,	0,	0,	"VPSIGNWrm128", 0|(1<<MCID::MayLoad), 0xa13800d46ULL, NULL, NULL, OperandInfo137 },  // Inst #3520 = VPSIGNWrm128
7705  { 3521,	3,	1,	0,	0,	"VPSIGNWrr128", 0, 0xa13800d45ULL, NULL, NULL, OperandInfo138 },  // Inst #3521 = VPSIGNWrr128
7706  { 3522,	3,	1,	0,	0,	"VPSLLDQri", 0, 0xae7804157ULL, NULL, NULL, OperandInfo50 },  // Inst #3522 = VPSLLDQri
7707  { 3523,	3,	1,	0,	0,	"VPSLLDri", 0, 0xae5804156ULL, NULL, NULL, OperandInfo50 },  // Inst #3523 = VPSLLDri
7708  { 3524,	7,	1,	0,	0,	"VPSLLDrm", 0|(1<<MCID::MayLoad), 0xbe5800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3524 = VPSLLDrm
7709  { 3525,	3,	1,	0,	0,	"VPSLLDrr", 0, 0xbe5800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3525 = VPSLLDrr
7710  { 3526,	3,	1,	0,	0,	"VPSLLQri", 0, 0xae7804156ULL, NULL, NULL, OperandInfo50 },  // Inst #3526 = VPSLLQri
7711  { 3527,	7,	1,	0,	0,	"VPSLLQrm", 0|(1<<MCID::MayLoad), 0xbe7800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3527 = VPSLLQrm
7712  { 3528,	3,	1,	0,	0,	"VPSLLQrr", 0, 0xbe7800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3528 = VPSLLQrr
7713  { 3529,	3,	1,	0,	0,	"VPSLLWri", 0, 0xae3804156ULL, NULL, NULL, OperandInfo50 },  // Inst #3529 = VPSLLWri
7714  { 3530,	7,	1,	0,	0,	"VPSLLWrm", 0|(1<<MCID::MayLoad), 0xbe3800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3530 = VPSLLWrm
7715  { 3531,	3,	1,	0,	0,	"VPSLLWrr", 0, 0xbe3800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3531 = VPSLLWrr
7716  { 3532,	3,	1,	0,	0,	"VPSRADri", 0, 0xae5804154ULL, NULL, NULL, OperandInfo50 },  // Inst #3532 = VPSRADri
7717  { 3533,	7,	1,	0,	0,	"VPSRADrm", 0|(1<<MCID::MayLoad), 0xbc5800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3533 = VPSRADrm
7718  { 3534,	3,	1,	0,	0,	"VPSRADrr", 0, 0xbc5800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3534 = VPSRADrr
7719  { 3535,	3,	1,	0,	0,	"VPSRAWri", 0, 0xae3804154ULL, NULL, NULL, OperandInfo50 },  // Inst #3535 = VPSRAWri
7720  { 3536,	7,	1,	0,	0,	"VPSRAWrm", 0|(1<<MCID::MayLoad), 0xbc3800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3536 = VPSRAWrm
7721  { 3537,	3,	1,	0,	0,	"VPSRAWrr", 0, 0xbc3800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3537 = VPSRAWrr
7722  { 3538,	3,	1,	0,	0,	"VPSRLDQri", 0, 0xae7804153ULL, NULL, NULL, OperandInfo50 },  // Inst #3538 = VPSRLDQri
7723  { 3539,	3,	1,	0,	0,	"VPSRLDri", 0, 0xae5804152ULL, NULL, NULL, OperandInfo50 },  // Inst #3539 = VPSRLDri
7724  { 3540,	7,	1,	0,	0,	"VPSRLDrm", 0|(1<<MCID::MayLoad), 0xba5800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3540 = VPSRLDrm
7725  { 3541,	3,	1,	0,	0,	"VPSRLDrr", 0, 0xba5800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3541 = VPSRLDrr
7726  { 3542,	3,	1,	0,	0,	"VPSRLQri", 0, 0xae7804152ULL, NULL, NULL, OperandInfo50 },  // Inst #3542 = VPSRLQri
7727  { 3543,	7,	1,	0,	0,	"VPSRLQrm", 0|(1<<MCID::MayLoad), 0xba7800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3543 = VPSRLQrm
7728  { 3544,	3,	1,	0,	0,	"VPSRLQrr", 0, 0xba7800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3544 = VPSRLQrr
7729  { 3545,	3,	1,	0,	0,	"VPSRLWri", 0, 0xae3804152ULL, NULL, NULL, OperandInfo50 },  // Inst #3545 = VPSRLWri
7730  { 3546,	7,	1,	0,	0,	"VPSRLWrm", 0|(1<<MCID::MayLoad), 0xba3800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3546 = VPSRLWrm
7731  { 3547,	3,	1,	0,	0,	"VPSRLWrr", 0, 0xba3800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3547 = VPSRLWrr
7732  { 3548,	7,	1,	0,	0,	"VPSUBBrm", 0|(1<<MCID::MayLoad), 0xbf1800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3548 = VPSUBBrm
7733  { 3549,	3,	1,	0,	0,	"VPSUBBrr", 0, 0xbf1800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3549 = VPSUBBrr
7734  { 3550,	7,	1,	0,	0,	"VPSUBDrm", 0|(1<<MCID::MayLoad), 0xbf5800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3550 = VPSUBDrm
7735  { 3551,	3,	1,	0,	0,	"VPSUBDrr", 0, 0xbf5800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3551 = VPSUBDrr
7736  { 3552,	7,	1,	0,	0,	"VPSUBQrm", 0|(1<<MCID::MayLoad), 0xbf7800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3552 = VPSUBQrm
7737  { 3553,	3,	1,	0,	0,	"VPSUBQrr", 0, 0xbf7800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3553 = VPSUBQrr
7738  { 3554,	7,	1,	0,	0,	"VPSUBSBrm", 0|(1<<MCID::MayLoad), 0xbd1800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3554 = VPSUBSBrm
7739  { 3555,	3,	1,	0,	0,	"VPSUBSBrr", 0, 0xbd1800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3555 = VPSUBSBrr
7740  { 3556,	7,	1,	0,	0,	"VPSUBSWrm", 0|(1<<MCID::MayLoad), 0xbd3800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3556 = VPSUBSWrm
7741  { 3557,	3,	1,	0,	0,	"VPSUBSWrr", 0, 0xbd3800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3557 = VPSUBSWrr
7742  { 3558,	7,	1,	0,	0,	"VPSUBUSBrm", 0|(1<<MCID::MayLoad), 0xbb1800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3558 = VPSUBUSBrm
7743  { 3559,	3,	1,	0,	0,	"VPSUBUSBrr", 0, 0xbb1800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3559 = VPSUBUSBrr
7744  { 3560,	7,	1,	0,	0,	"VPSUBUSWrm", 0|(1<<MCID::MayLoad), 0xbb3800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3560 = VPSUBUSWrm
7745  { 3561,	3,	1,	0,	0,	"VPSUBUSWrr", 0, 0xbb3800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3561 = VPSUBUSWrr
7746  { 3562,	7,	1,	0,	0,	"VPSUBWrm", 0|(1<<MCID::MayLoad), 0xbf3800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3562 = VPSUBWrm
7747  { 3563,	3,	1,	0,	0,	"VPSUBWrr", 0, 0xbf3800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3563 = VPSUBWrr
7748  { 3564,	6,	0,	0,	0,	"VPTESTYrm", 0|(1<<MCID::MayLoad), 0x22f800d46ULL, NULL, ImplicitList1, OperandInfo233 },  // Inst #3564 = VPTESTYrm
7749  { 3565,	2,	0,	0,	0,	"VPTESTYrr", 0, 0x22f800d45ULL, NULL, ImplicitList1, OperandInfo237 },  // Inst #3565 = VPTESTYrr
7750  { 3566,	6,	0,	0,	0,	"VPTESTrm", 0|(1<<MCID::MayLoad), 0x22f800d46ULL, NULL, ImplicitList1, OperandInfo47 },  // Inst #3566 = VPTESTrm
7751  { 3567,	2,	0,	0,	0,	"VPTESTrr", 0, 0x22f800d45ULL, NULL, ImplicitList1, OperandInfo48 },  // Inst #3567 = VPTESTrr
7752  { 3568,	7,	1,	0,	0,	"VPUNPCKHBWrm", 0|(1<<MCID::MayLoad), 0xad1800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3568 = VPUNPCKHBWrm
7753  { 3569,	3,	1,	0,	0,	"VPUNPCKHBWrr", 0, 0xad1800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3569 = VPUNPCKHBWrr
7754  { 3570,	7,	1,	0,	0,	"VPUNPCKHDQrm", 0|(1<<MCID::MayLoad), 0xad5800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3570 = VPUNPCKHDQrm
7755  { 3571,	3,	1,	0,	0,	"VPUNPCKHDQrr", 0, 0xad5800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3571 = VPUNPCKHDQrr
7756  { 3572,	7,	1,	0,	0,	"VPUNPCKHQDQrm", 0|(1<<MCID::MayLoad), 0xadb800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3572 = VPUNPCKHQDQrm
7757  { 3573,	3,	1,	0,	0,	"VPUNPCKHQDQrr", 0, 0xadb800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3573 = VPUNPCKHQDQrr
7758  { 3574,	7,	1,	0,	0,	"VPUNPCKHWDrm", 0|(1<<MCID::MayLoad), 0xad3800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3574 = VPUNPCKHWDrm
7759  { 3575,	3,	1,	0,	0,	"VPUNPCKHWDrr", 0, 0xad3800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3575 = VPUNPCKHWDrr
7760  { 3576,	7,	1,	0,	0,	"VPUNPCKLBWrm", 0|(1<<MCID::MayLoad), 0xac1800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3576 = VPUNPCKLBWrm
7761  { 3577,	3,	1,	0,	0,	"VPUNPCKLBWrr", 0, 0xac1800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3577 = VPUNPCKLBWrr
7762  { 3578,	7,	1,	0,	0,	"VPUNPCKLDQrm", 0|(1<<MCID::MayLoad), 0xac5800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3578 = VPUNPCKLDQrm
7763  { 3579,	3,	1,	0,	0,	"VPUNPCKLDQrr", 0, 0xac5800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3579 = VPUNPCKLDQrr
7764  { 3580,	7,	1,	0,	0,	"VPUNPCKLQDQrm", 0|(1<<MCID::MayLoad), 0xad9800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3580 = VPUNPCKLQDQrm
7765  { 3581,	3,	1,	0,	0,	"VPUNPCKLQDQrr", 0, 0xad9800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3581 = VPUNPCKLQDQrr
7766  { 3582,	7,	1,	0,	0,	"VPUNPCKLWDrm", 0|(1<<MCID::MayLoad), 0xac3800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3582 = VPUNPCKLWDrm
7767  { 3583,	3,	1,	0,	0,	"VPUNPCKLWDrr", 0, 0xac3800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3583 = VPUNPCKLWDrr
7768  { 3584,	7,	1,	0,	0,	"VPXORrm", 0|(1<<MCID::MayLoad), 0xbdf800146ULL, NULL, NULL, OperandInfo137 },  // Inst #3584 = VPXORrm
7769  { 3585,	3,	1,	0,	0,	"VPXORrr", 0|(1<<MCID::Commutable), 0xbdf800145ULL, NULL, NULL, OperandInfo138 },  // Inst #3585 = VPXORrr
7770  { 3586,	6,	1,	0,	0,	"VRCPPSYm", 0|(1<<MCID::MayLoad), 0x2a6800106ULL, NULL, NULL, OperandInfo233 },  // Inst #3586 = VRCPPSYm
7771  { 3587,	6,	1,	0,	0,	"VRCPPSYm_Int", 0|(1<<MCID::MayLoad), 0x2a6800106ULL, NULL, NULL, OperandInfo233 },  // Inst #3587 = VRCPPSYm_Int
7772  { 3588,	2,	1,	0,	0,	"VRCPPSYr", 0, 0x2a6800105ULL, NULL, NULL, OperandInfo237 },  // Inst #3588 = VRCPPSYr
7773  { 3589,	2,	1,	0,	0,	"VRCPPSYr_Int", 0, 0x2a6800105ULL, NULL, NULL, OperandInfo237 },  // Inst #3589 = VRCPPSYr_Int
7774  { 3590,	6,	1,	0,	0,	"VRCPPSm", 0|(1<<MCID::MayLoad), 0x2a6800106ULL, NULL, NULL, OperandInfo47 },  // Inst #3590 = VRCPPSm
7775  { 3591,	6,	1,	0,	0,	"VRCPPSm_Int", 0|(1<<MCID::MayLoad), 0x2a6800106ULL, NULL, NULL, OperandInfo47 },  // Inst #3591 = VRCPPSm_Int
7776  { 3592,	2,	1,	0,	0,	"VRCPPSr", 0, 0x2a6800105ULL, NULL, NULL, OperandInfo48 },  // Inst #3592 = VRCPPSr
7777  { 3593,	2,	1,	0,	0,	"VRCPPSr_Int", 0, 0x2a6800105ULL, NULL, NULL, OperandInfo48 },  // Inst #3593 = VRCPPSr_Int
7778  { 3594,	7,	1,	0,	0,	"VRCPSSm", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x4aa6000c06ULL, NULL, NULL, OperandInfo225 },  // Inst #3594 = VRCPSSm
7779  { 3595,	7,	1,	0,	0,	"VRCPSSm_Int", 0|(1<<MCID::UnmodeledSideEffects), 0x4aa6000c06ULL, NULL, NULL, OperandInfo261 },  // Inst #3595 = VRCPSSm_Int
7780  { 3596,	3,	1,	0,	0,	"VRCPSSr", 0|(1<<MCID::UnmodeledSideEffects), 0x4aa6000c05ULL, NULL, NULL, OperandInfo226 },  // Inst #3596 = VRCPSSr
7781  { 3597,	7,	1,	0,	0,	"VROUNDPDm", 0|(1<<MCID::MayLoad), 0x213804e46ULL, NULL, NULL, OperandInfo49 },  // Inst #3597 = VROUNDPDm
7782  { 3598,	7,	1,	0,	0,	"VROUNDPDm_AVX", 0|(1<<MCID::UnmodeledSideEffects), 0x213804e46ULL, NULL, NULL, OperandInfo49 },  // Inst #3598 = VROUNDPDm_AVX
7783  { 3599,	3,	1,	0,	0,	"VROUNDPDr", 0, 0x213804e45ULL, NULL, NULL, OperandInfo50 },  // Inst #3599 = VROUNDPDr
7784  { 3600,	3,	1,	0,	0,	"VROUNDPDr_AVX", 0|(1<<MCID::UnmodeledSideEffects), 0x213804e45ULL, NULL, NULL, OperandInfo50 },  // Inst #3600 = VROUNDPDr_AVX
7785  { 3601,	7,	1,	0,	0,	"VROUNDPSm", 0|(1<<MCID::MayLoad), 0x210004e46ULL, NULL, NULL, OperandInfo49 },  // Inst #3601 = VROUNDPSm
7786  { 3602,	7,	1,	0,	0,	"VROUNDPSm_AVX", 0|(1<<MCID::UnmodeledSideEffects), 0x210004e46ULL, NULL, NULL, OperandInfo49 },  // Inst #3602 = VROUNDPSm_AVX
7787  { 3603,	3,	1,	0,	0,	"VROUNDPSr", 0, 0x211804e45ULL, NULL, NULL, OperandInfo50 },  // Inst #3603 = VROUNDPSr
7788  { 3604,	3,	1,	0,	0,	"VROUNDPSr_AVX", 0|(1<<MCID::UnmodeledSideEffects), 0x211804e45ULL, NULL, NULL, OperandInfo50 },  // Inst #3604 = VROUNDPSr_AVX
7789  { 3605,	8,	1,	0,	0,	"VROUNDSDm", 0|(1<<MCID::MayLoad), 0x4a17804e46ULL, NULL, NULL, OperandInfo136 },  // Inst #3605 = VROUNDSDm
7790  { 3606,	8,	1,	0,	0,	"VROUNDSDm_AVX", 0|(1<<MCID::UnmodeledSideEffects), 0x4a17804e46ULL, NULL, NULL, OperandInfo136 },  // Inst #3606 = VROUNDSDm_AVX
7791  { 3607,	4,	1,	0,	0,	"VROUNDSDr", 0, 0x4a17804e45ULL, NULL, NULL, OperandInfo86 },  // Inst #3607 = VROUNDSDr
7792  { 3608,	4,	1,	0,	0,	"VROUNDSDr_AVX", 0|(1<<MCID::UnmodeledSideEffects), 0x4a17804e45ULL, NULL, NULL, OperandInfo86 },  // Inst #3608 = VROUNDSDr_AVX
7793  { 3609,	8,	1,	0,	0,	"VROUNDSSm", 0|(1<<MCID::MayLoad), 0x4a15804e46ULL, NULL, NULL, OperandInfo136 },  // Inst #3609 = VROUNDSSm
7794  { 3610,	8,	1,	0,	0,	"VROUNDSSm_AVX", 0|(1<<MCID::UnmodeledSideEffects), 0x4a15804e46ULL, NULL, NULL, OperandInfo136 },  // Inst #3610 = VROUNDSSm_AVX
7795  { 3611,	4,	1,	0,	0,	"VROUNDSSr", 0, 0x4a15804e45ULL, NULL, NULL, OperandInfo86 },  // Inst #3611 = VROUNDSSr
7796  { 3612,	4,	1,	0,	0,	"VROUNDSSr_AVX", 0|(1<<MCID::UnmodeledSideEffects), 0x4a15804e45ULL, NULL, NULL, OperandInfo86 },  // Inst #3612 = VROUNDSSr_AVX
7797  { 3613,	7,	1,	0,	0,	"VROUNDYPDm", 0|(1<<MCID::MayLoad), 0x213804e46ULL, NULL, NULL, OperandInfo257 },  // Inst #3613 = VROUNDYPDm
7798  { 3614,	7,	1,	0,	0,	"VROUNDYPDm_AVX", 0|(1<<MCID::UnmodeledSideEffects), 0x213804e46ULL, NULL, NULL, OperandInfo257 },  // Inst #3614 = VROUNDYPDm_AVX
7799  { 3615,	3,	1,	0,	0,	"VROUNDYPDr", 0, 0x213804e45ULL, NULL, NULL, OperandInfo258 },  // Inst #3615 = VROUNDYPDr
7800  { 3616,	3,	1,	0,	0,	"VROUNDYPDr_AVX", 0|(1<<MCID::UnmodeledSideEffects), 0x213804e45ULL, NULL, NULL, OperandInfo258 },  // Inst #3616 = VROUNDYPDr_AVX
7801  { 3617,	7,	1,	0,	0,	"VROUNDYPSm", 0|(1<<MCID::MayLoad), 0x210004e46ULL, NULL, NULL, OperandInfo257 },  // Inst #3617 = VROUNDYPSm
7802  { 3618,	7,	1,	0,	0,	"VROUNDYPSm_AVX", 0|(1<<MCID::UnmodeledSideEffects), 0x210004e46ULL, NULL, NULL, OperandInfo257 },  // Inst #3618 = VROUNDYPSm_AVX
7803  { 3619,	3,	1,	0,	0,	"VROUNDYPSr", 0, 0x211804e45ULL, NULL, NULL, OperandInfo258 },  // Inst #3619 = VROUNDYPSr
7804  { 3620,	3,	1,	0,	0,	"VROUNDYPSr_AVX", 0|(1<<MCID::UnmodeledSideEffects), 0x211804e45ULL, NULL, NULL, OperandInfo258 },  // Inst #3620 = VROUNDYPSr_AVX
7805  { 3621,	6,	1,	0,	0,	"VRSQRTPSYm", 0|(1<<MCID::MayLoad), 0x2a4800106ULL, NULL, NULL, OperandInfo233 },  // Inst #3621 = VRSQRTPSYm
7806  { 3622,	6,	1,	0,	0,	"VRSQRTPSYm_Int", 0|(1<<MCID::MayLoad), 0x2a4800106ULL, NULL, NULL, OperandInfo233 },  // Inst #3622 = VRSQRTPSYm_Int
7807  { 3623,	2,	1,	0,	0,	"VRSQRTPSYr", 0, 0x2a4800105ULL, NULL, NULL, OperandInfo237 },  // Inst #3623 = VRSQRTPSYr
7808  { 3624,	2,	1,	0,	0,	"VRSQRTPSYr_Int", 0, 0x2a4800105ULL, NULL, NULL, OperandInfo237 },  // Inst #3624 = VRSQRTPSYr_Int
7809  { 3625,	6,	1,	0,	0,	"VRSQRTPSm", 0|(1<<MCID::MayLoad), 0x2a4800106ULL, NULL, NULL, OperandInfo47 },  // Inst #3625 = VRSQRTPSm
7810  { 3626,	6,	1,	0,	0,	"VRSQRTPSm_Int", 0|(1<<MCID::MayLoad), 0x2a4800106ULL, NULL, NULL, OperandInfo47 },  // Inst #3626 = VRSQRTPSm_Int
7811  { 3627,	2,	1,	0,	0,	"VRSQRTPSr", 0, 0x2a4800105ULL, NULL, NULL, OperandInfo48 },  // Inst #3627 = VRSQRTPSr
7812  { 3628,	2,	1,	0,	0,	"VRSQRTPSr_Int", 0, 0x2a4800105ULL, NULL, NULL, OperandInfo48 },  // Inst #3628 = VRSQRTPSr_Int
7813  { 3629,	7,	1,	0,	0,	"VRSQRTSSm", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x4aa4000c06ULL, NULL, NULL, OperandInfo225 },  // Inst #3629 = VRSQRTSSm
7814  { 3630,	7,	1,	0,	0,	"VRSQRTSSm_Int", 0|(1<<MCID::UnmodeledSideEffects), 0x4aa4000c06ULL, NULL, NULL, OperandInfo261 },  // Inst #3630 = VRSQRTSSm_Int
7815  { 3631,	3,	1,	0,	0,	"VRSQRTSSr", 0|(1<<MCID::UnmodeledSideEffects), 0x4aa4000c05ULL, NULL, NULL, OperandInfo226 },  // Inst #3631 = VRSQRTSSr
7816  { 3632,	8,	1,	0,	0,	"VSHUFPDYrmi", 0|(1<<MCID::MayLoad), 0xb8d004146ULL, NULL, NULL, OperandInfo228 },  // Inst #3632 = VSHUFPDYrmi
7817  { 3633,	4,	1,	0,	0,	"VSHUFPDYrri", 0, 0xb8d004145ULL, NULL, NULL, OperandInfo87 },  // Inst #3633 = VSHUFPDYrri
7818  { 3634,	8,	1,	0,	0,	"VSHUFPDrmi", 0|(1<<MCID::MayLoad), 0xb8d004146ULL, NULL, NULL, OperandInfo136 },  // Inst #3634 = VSHUFPDrmi
7819  { 3635,	4,	1,	0,	0,	"VSHUFPDrri", 0, 0xb8d004145ULL, NULL, NULL, OperandInfo86 },  // Inst #3635 = VSHUFPDrri
7820  { 3636,	8,	1,	0,	0,	"VSHUFPSYrmi", 0|(1<<MCID::MayLoad), 0xb8c804106ULL, NULL, NULL, OperandInfo228 },  // Inst #3636 = VSHUFPSYrmi
7821  { 3637,	4,	1,	0,	0,	"VSHUFPSYrri", 0, 0xb8c804105ULL, NULL, NULL, OperandInfo87 },  // Inst #3637 = VSHUFPSYrri
7822  { 3638,	8,	1,	0,	0,	"VSHUFPSrmi", 0|(1<<MCID::MayLoad), 0xb8c804106ULL, NULL, NULL, OperandInfo136 },  // Inst #3638 = VSHUFPSrmi
7823  { 3639,	4,	1,	0,	0,	"VSHUFPSrri", 0, 0xb8c804105ULL, NULL, NULL, OperandInfo86 },  // Inst #3639 = VSHUFPSrri
7824  { 3640,	6,	1,	0,	0,	"VSQRTPDYm", 0|(1<<MCID::MayLoad), 0x2a3000146ULL, NULL, NULL, OperandInfo233 },  // Inst #3640 = VSQRTPDYm
7825  { 3641,	6,	1,	0,	0,	"VSQRTPDYm_Int", 0|(1<<MCID::MayLoad), 0x2a3000146ULL, NULL, NULL, OperandInfo233 },  // Inst #3641 = VSQRTPDYm_Int
7826  { 3642,	2,	1,	0,	0,	"VSQRTPDYr", 0, 0x2a3000145ULL, NULL, NULL, OperandInfo237 },  // Inst #3642 = VSQRTPDYr
7827  { 3643,	2,	1,	0,	0,	"VSQRTPDYr_Int", 0, 0x2a3000145ULL, NULL, NULL, OperandInfo237 },  // Inst #3643 = VSQRTPDYr_Int
7828  { 3644,	6,	1,	0,	0,	"VSQRTPDm", 0|(1<<MCID::MayLoad), 0x2a3000146ULL, NULL, NULL, OperandInfo47 },  // Inst #3644 = VSQRTPDm
7829  { 3645,	6,	1,	0,	0,	"VSQRTPDm_Int", 0|(1<<MCID::MayLoad), 0x2a3000146ULL, NULL, NULL, OperandInfo47 },  // Inst #3645 = VSQRTPDm_Int
7830  { 3646,	2,	1,	0,	0,	"VSQRTPDr", 0, 0x2a3000145ULL, NULL, NULL, OperandInfo48 },  // Inst #3646 = VSQRTPDr
7831  { 3647,	2,	1,	0,	0,	"VSQRTPDr_Int", 0, 0x2a3000145ULL, NULL, NULL, OperandInfo48 },  // Inst #3647 = VSQRTPDr_Int
7832  { 3648,	6,	1,	0,	0,	"VSQRTPSYm", 0|(1<<MCID::MayLoad), 0x2a2800106ULL, NULL, NULL, OperandInfo233 },  // Inst #3648 = VSQRTPSYm
7833  { 3649,	6,	1,	0,	0,	"VSQRTPSYm_Int", 0|(1<<MCID::MayLoad), 0x2a2800106ULL, NULL, NULL, OperandInfo233 },  // Inst #3649 = VSQRTPSYm_Int
7834  { 3650,	2,	1,	0,	0,	"VSQRTPSYr", 0, 0x2a2800105ULL, NULL, NULL, OperandInfo237 },  // Inst #3650 = VSQRTPSYr
7835  { 3651,	2,	1,	0,	0,	"VSQRTPSYr_Int", 0, 0x2a2800105ULL, NULL, NULL, OperandInfo237 },  // Inst #3651 = VSQRTPSYr_Int
7836  { 3652,	6,	1,	0,	0,	"VSQRTPSm", 0|(1<<MCID::MayLoad), 0x2a2800106ULL, NULL, NULL, OperandInfo47 },  // Inst #3652 = VSQRTPSm
7837  { 3653,	6,	1,	0,	0,	"VSQRTPSm_Int", 0|(1<<MCID::MayLoad), 0x2a2800106ULL, NULL, NULL, OperandInfo47 },  // Inst #3653 = VSQRTPSm_Int
7838  { 3654,	2,	1,	0,	0,	"VSQRTPSr", 0, 0x2a2800105ULL, NULL, NULL, OperandInfo48 },  // Inst #3654 = VSQRTPSr
7839  { 3655,	2,	1,	0,	0,	"VSQRTPSr_Int", 0, 0x2a2800105ULL, NULL, NULL, OperandInfo48 },  // Inst #3655 = VSQRTPSr_Int
7840  { 3656,	7,	1,	0,	0,	"VSQRTSDm", 0|(1<<MCID::UnmodeledSideEffects), 0x4aa2000b06ULL, NULL, NULL, OperandInfo223 },  // Inst #3656 = VSQRTSDm
7841  { 3657,	7,	1,	0,	0,	"VSQRTSDm_Int", 0|(1<<MCID::UnmodeledSideEffects), 0x4aa2000b06ULL, NULL, NULL, OperandInfo137 },  // Inst #3657 = VSQRTSDm_Int
7842  { 3658,	3,	1,	0,	0,	"VSQRTSDr", 0|(1<<MCID::UnmodeledSideEffects), 0x4aa2000b05ULL, NULL, NULL, OperandInfo224 },  // Inst #3658 = VSQRTSDr
7843  { 3659,	7,	1,	0,	0,	"VSQRTSSm", 0|(1<<MCID::MayLoad)|(1<<MCID::UnmodeledSideEffects), 0x4aa2000c06ULL, NULL, NULL, OperandInfo225 },  // Inst #3659 = VSQRTSSm
7844  { 3660,	7,	1,	0,	0,	"VSQRTSSm_Int", 0|(1<<MCID::UnmodeledSideEffects), 0x4aa2000c06ULL, NULL, NULL, OperandInfo261 },  // Inst #3660 = VSQRTSSm_Int
7845  { 3661,	3,	1,	0,	0,	"VSQRTSSr", 0|(1<<MCID::UnmodeledSideEffects), 0x4aa2000c05ULL, NULL, NULL, OperandInfo226 },  // Inst #3661 = VSQRTSSr
7846  { 3662,	5,	0,	0,	0,	"VSTMXCSR", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x35c80011bULL, NULL, NULL, OperandInfo38 },  // Inst #3662 = VSTMXCSR
7847  { 3663,	7,	1,	0,	0,	"VSUBPDYrm", 0|(1<<MCID::MayLoad), 0xab9000146ULL, NULL, NULL, OperandInfo221 },  // Inst #3663 = VSUBPDYrm
7848  { 3664,	3,	1,	0,	0,	"VSUBPDYrr", 0, 0xab9000145ULL, NULL, NULL, OperandInfo222 },  // Inst #3664 = VSUBPDYrr
7849  { 3665,	7,	1,	0,	0,	"VSUBPDrm", 0|(1<<MCID::MayLoad), 0xab9000146ULL, NULL, NULL, OperandInfo137 },  // Inst #3665 = VSUBPDrm
7850  { 3666,	3,	1,	0,	0,	"VSUBPDrr", 0, 0xab9000145ULL, NULL, NULL, OperandInfo138 },  // Inst #3666 = VSUBPDrr
7851  { 3667,	7,	1,	0,	0,	"VSUBPSYrm", 0|(1<<MCID::MayLoad), 0xab8800106ULL, NULL, NULL, OperandInfo221 },  // Inst #3667 = VSUBPSYrm
7852  { 3668,	3,	1,	0,	0,	"VSUBPSYrr", 0, 0xab8800105ULL, NULL, NULL, OperandInfo222 },  // Inst #3668 = VSUBPSYrr
7853  { 3669,	7,	1,	0,	0,	"VSUBPSrm", 0|(1<<MCID::MayLoad), 0xab8800106ULL, NULL, NULL, OperandInfo137 },  // Inst #3669 = VSUBPSrm
7854  { 3670,	3,	1,	0,	0,	"VSUBPSrr", 0, 0xab8800105ULL, NULL, NULL, OperandInfo138 },  // Inst #3670 = VSUBPSrr
7855  { 3671,	7,	1,	0,	0,	"VSUBSDrm", 0|(1<<MCID::MayLoad), 0x4ab8000b06ULL, NULL, NULL, OperandInfo223 },  // Inst #3671 = VSUBSDrm
7856  { 3672,	7,	1,	0,	0,	"VSUBSDrm_Int", 0|(1<<MCID::MayLoad), 0x4ab8000b06ULL, NULL, NULL, OperandInfo137 },  // Inst #3672 = VSUBSDrm_Int
7857  { 3673,	3,	1,	0,	0,	"VSUBSDrr", 0, 0x4ab8000b05ULL, NULL, NULL, OperandInfo224 },  // Inst #3673 = VSUBSDrr
7858  { 3674,	3,	1,	0,	0,	"VSUBSDrr_Int", 0, 0x4ab8000b05ULL, NULL, NULL, OperandInfo138 },  // Inst #3674 = VSUBSDrr_Int
7859  { 3675,	7,	1,	0,	0,	"VSUBSSrm", 0|(1<<MCID::MayLoad), 0x4ab8000c06ULL, NULL, NULL, OperandInfo225 },  // Inst #3675 = VSUBSSrm
7860  { 3676,	7,	1,	0,	0,	"VSUBSSrm_Int", 0|(1<<MCID::MayLoad), 0x4ab8000c06ULL, NULL, NULL, OperandInfo137 },  // Inst #3676 = VSUBSSrm_Int
7861  { 3677,	3,	1,	0,	0,	"VSUBSSrr", 0, 0x4ab8000c05ULL, NULL, NULL, OperandInfo226 },  // Inst #3677 = VSUBSSrr
7862  { 3678,	3,	1,	0,	0,	"VSUBSSrr_Int", 0, 0x4ab8000c05ULL, NULL, NULL, OperandInfo138 },  // Inst #3678 = VSUBSSrr_Int
7863  { 3679,	6,	0,	0,	0,	"VTESTPDYrm", 0|(1<<MCID::MayLoad), 0x21f800d46ULL, NULL, ImplicitList1, OperandInfo233 },  // Inst #3679 = VTESTPDYrm
7864  { 3680,	2,	0,	0,	0,	"VTESTPDYrr", 0, 0x21f800d45ULL, NULL, ImplicitList1, OperandInfo237 },  // Inst #3680 = VTESTPDYrr
7865  { 3681,	6,	0,	0,	0,	"VTESTPDrm", 0|(1<<MCID::MayLoad), 0x21f800d46ULL, NULL, ImplicitList1, OperandInfo47 },  // Inst #3681 = VTESTPDrm
7866  { 3682,	2,	0,	0,	0,	"VTESTPDrr", 0, 0x21f800d45ULL, NULL, ImplicitList1, OperandInfo48 },  // Inst #3682 = VTESTPDrr
7867  { 3683,	6,	0,	0,	0,	"VTESTPSYrm", 0|(1<<MCID::MayLoad), 0x21d800d46ULL, NULL, ImplicitList1, OperandInfo233 },  // Inst #3683 = VTESTPSYrm
7868  { 3684,	2,	0,	0,	0,	"VTESTPSYrr", 0, 0x21d800d45ULL, NULL, ImplicitList1, OperandInfo237 },  // Inst #3684 = VTESTPSYrr
7869  { 3685,	6,	0,	0,	0,	"VTESTPSrm", 0|(1<<MCID::MayLoad), 0x21d800d46ULL, NULL, ImplicitList1, OperandInfo47 },  // Inst #3685 = VTESTPSrm
7870  { 3686,	2,	0,	0,	0,	"VTESTPSrr", 0, 0x21d800d45ULL, NULL, ImplicitList1, OperandInfo48 },  // Inst #3686 = VTESTPSrr
7871  { 3687,	6,	0,	0,	0,	"VUCOMISDrm", 0|(1<<MCID::MayLoad), 0x425d000146ULL, NULL, ImplicitList1, OperandInfo101 },  // Inst #3687 = VUCOMISDrm
7872  { 3688,	2,	0,	0,	0,	"VUCOMISDrr", 0, 0x425d000145ULL, NULL, ImplicitList1, OperandInfo123 },  // Inst #3688 = VUCOMISDrr
7873  { 3689,	6,	0,	0,	0,	"VUCOMISSrm", 0|(1<<MCID::MayLoad), 0x425c800106ULL, NULL, ImplicitList1, OperandInfo99 },  // Inst #3689 = VUCOMISSrm
7874  { 3690,	2,	0,	0,	0,	"VUCOMISSrr", 0, 0x425c800105ULL, NULL, ImplicitList1, OperandInfo124 },  // Inst #3690 = VUCOMISSrr
7875  { 3691,	7,	1,	0,	0,	"VUNPCKHPDYrm", 0|(1<<MCID::MayLoad), 0xa2b000146ULL, NULL, NULL, OperandInfo221 },  // Inst #3691 = VUNPCKHPDYrm
7876  { 3692,	3,	1,	0,	0,	"VUNPCKHPDYrr", 0, 0xa2b000145ULL, NULL, NULL, OperandInfo222 },  // Inst #3692 = VUNPCKHPDYrr
7877  { 3693,	7,	1,	0,	0,	"VUNPCKHPDrm", 0|(1<<MCID::MayLoad), 0xa2b000146ULL, NULL, NULL, OperandInfo137 },  // Inst #3693 = VUNPCKHPDrm
7878  { 3694,	3,	1,	0,	0,	"VUNPCKHPDrr", 0, 0xa2b000145ULL, NULL, NULL, OperandInfo138 },  // Inst #3694 = VUNPCKHPDrr
7879  { 3695,	7,	1,	0,	0,	"VUNPCKHPSYrm", 0|(1<<MCID::MayLoad), 0xa2a800106ULL, NULL, NULL, OperandInfo221 },  // Inst #3695 = VUNPCKHPSYrm
7880  { 3696,	3,	1,	0,	0,	"VUNPCKHPSYrr", 0, 0xa2a800105ULL, NULL, NULL, OperandInfo222 },  // Inst #3696 = VUNPCKHPSYrr
7881  { 3697,	7,	1,	0,	0,	"VUNPCKHPSrm", 0|(1<<MCID::MayLoad), 0xa2a800106ULL, NULL, NULL, OperandInfo137 },  // Inst #3697 = VUNPCKHPSrm
7882  { 3698,	3,	1,	0,	0,	"VUNPCKHPSrr", 0, 0xa2a800105ULL, NULL, NULL, OperandInfo138 },  // Inst #3698 = VUNPCKHPSrr
7883  { 3699,	7,	1,	0,	0,	"VUNPCKLPDYrm", 0|(1<<MCID::MayLoad), 0xa29000146ULL, NULL, NULL, OperandInfo221 },  // Inst #3699 = VUNPCKLPDYrm
7884  { 3700,	3,	1,	0,	0,	"VUNPCKLPDYrr", 0, 0xa29000145ULL, NULL, NULL, OperandInfo222 },  // Inst #3700 = VUNPCKLPDYrr
7885  { 3701,	7,	1,	0,	0,	"VUNPCKLPDrm", 0|(1<<MCID::MayLoad), 0xa29000146ULL, NULL, NULL, OperandInfo137 },  // Inst #3701 = VUNPCKLPDrm
7886  { 3702,	3,	1,	0,	0,	"VUNPCKLPDrr", 0, 0xa29000145ULL, NULL, NULL, OperandInfo138 },  // Inst #3702 = VUNPCKLPDrr
7887  { 3703,	7,	1,	0,	0,	"VUNPCKLPSYrm", 0|(1<<MCID::MayLoad), 0xa28800106ULL, NULL, NULL, OperandInfo221 },  // Inst #3703 = VUNPCKLPSYrm
7888  { 3704,	3,	1,	0,	0,	"VUNPCKLPSYrr", 0, 0xa28800105ULL, NULL, NULL, OperandInfo222 },  // Inst #3704 = VUNPCKLPSYrr
7889  { 3705,	7,	1,	0,	0,	"VUNPCKLPSrm", 0|(1<<MCID::MayLoad), 0xa28800106ULL, NULL, NULL, OperandInfo137 },  // Inst #3705 = VUNPCKLPSrm
7890  { 3706,	3,	1,	0,	0,	"VUNPCKLPSrr", 0, 0xa28800105ULL, NULL, NULL, OperandInfo138 },  // Inst #3706 = VUNPCKLPSrr
7891  { 3707,	7,	1,	0,	0,	"VXORPDYrm", 0|(1<<MCID::MayLoad), 0xaaf000146ULL, NULL, NULL, OperandInfo221 },  // Inst #3707 = VXORPDYrm
7892  { 3708,	3,	1,	0,	0,	"VXORPDYrr", 0|(1<<MCID::Commutable), 0xaaf000145ULL, NULL, NULL, OperandInfo222 },  // Inst #3708 = VXORPDYrr
7893  { 3709,	7,	1,	0,	0,	"VXORPDrm", 0|(1<<MCID::MayLoad), 0xaaf000146ULL, NULL, NULL, OperandInfo137 },  // Inst #3709 = VXORPDrm
7894  { 3710,	3,	1,	0,	0,	"VXORPDrr", 0|(1<<MCID::Commutable), 0xaaf000145ULL, NULL, NULL, OperandInfo138 },  // Inst #3710 = VXORPDrr
7895  { 3711,	7,	1,	0,	0,	"VXORPSYrm", 0|(1<<MCID::MayLoad), 0xaae800106ULL, NULL, NULL, OperandInfo221 },  // Inst #3711 = VXORPSYrm
7896  { 3712,	3,	1,	0,	0,	"VXORPSYrr", 0|(1<<MCID::Commutable), 0xaae800105ULL, NULL, NULL, OperandInfo222 },  // Inst #3712 = VXORPSYrr
7897  { 3713,	7,	1,	0,	0,	"VXORPSrm", 0|(1<<MCID::MayLoad), 0xaae800106ULL, NULL, NULL, OperandInfo137 },  // Inst #3713 = VXORPSrm
7898  { 3714,	3,	1,	0,	0,	"VXORPSrr", 0|(1<<MCID::Commutable)|(1<<MCID::UnmodeledSideEffects), 0xaae800105ULL, NULL, NULL, OperandInfo138 },  // Inst #3714 = VXORPSrr
7899  { 3715,	0,	0,	0,	0,	"VZEROALL", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x22ee000101ULL, NULL, ImplicitList70, 0 },  // Inst #3715 = VZEROALL
7900  { 3716,	0,	0,	0,	0,	"VZEROUPPER", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x2ee000101ULL, NULL, ImplicitList70, 0 },  // Inst #3716 = VZEROUPPER
7901  { 3717,	1,	1,	0,	0,	"V_SET0", 0|(1<<MCID::Pseudo)|(1<<MCID::FoldableAsLoad)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0x0ULL, NULL, NULL, OperandInfo62 },  // Inst #3717 = V_SET0
7902  { 3718,	1,	1,	0,	0,	"V_SETALLONES", 0|(1<<MCID::FoldableAsLoad)|(1<<MCID::Rematerializable)|(1<<MCID::CheapAsAMove), 0xed800160ULL, NULL, NULL, OperandInfo62 },  // Inst #3718 = V_SETALLONES
7903  { 3719,	1,	0,	0,	0,	"W64ALLOCA", 0|(1<<MCID::Call)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x1d0018001ULL, ImplicitList8, ImplicitList71, OperandInfo73 },  // Inst #3719 = W64ALLOCA
7904  { 3720,	0,	0,	0,	0,	"WAIT", 0|(1<<MCID::UnmodeledSideEffects), 0x136000001ULL, NULL, NULL, 0 },  // Inst #3720 = WAIT
7905  { 3721,	0,	0,	0,	0,	"WBINVD", 0|(1<<MCID::UnmodeledSideEffects), 0x12000101ULL, NULL, NULL, 0 },  // Inst #3721 = WBINVD
7906  { 3722,	5,	0,	0,	0,	"WINCALL64m", 0|(1<<MCID::Call)|(1<<MCID::MayLoad)|(1<<MCID::Variadic), 0x1fe00001aULL, ImplicitList8, ImplicitList66, OperandInfo38 },  // Inst #3722 = WINCALL64m
7907  { 3723,	1,	0,	0,	0,	"WINCALL64pcrel32", 0|(1<<MCID::Call)|(1<<MCID::Variadic)|(1<<MCID::UnmodeledSideEffects), 0x1d0018001ULL, ImplicitList8, ImplicitList66, OperandInfo73 },  // Inst #3723 = WINCALL64pcrel32
7908  { 3724,	1,	0,	0,	0,	"WINCALL64r", 0|(1<<MCID::Call)|(1<<MCID::Variadic), 0x1fe000012ULL, ImplicitList8, ImplicitList66, OperandInfo74 },  // Inst #3724 = WINCALL64r
7909  { 3725,	0,	0,	0,	0,	"WIN_ALLOCA", 0|(1<<MCID::UsesCustomInserter), 0x0ULL, ImplicitList6, ImplicitList59, 0 },  // Inst #3725 = WIN_ALLOCA
7910  { 3726,	1,	0,	0,	0,	"WRFSBASE", 0|(1<<MCID::UnmodeledSideEffects), 0x15c000c12ULL, NULL, NULL, OperandInfo72 },  // Inst #3726 = WRFSBASE
7911  { 3727,	1,	0,	0,	0,	"WRFSBASE64", 0|(1<<MCID::UnmodeledSideEffects), 0x15c002c12ULL, NULL, NULL, OperandInfo74 },  // Inst #3727 = WRFSBASE64
7912  { 3728,	1,	0,	0,	0,	"WRGSBASE", 0|(1<<MCID::UnmodeledSideEffects), 0x15c000c13ULL, NULL, NULL, OperandInfo72 },  // Inst #3728 = WRGSBASE
7913  { 3729,	1,	0,	0,	0,	"WRGSBASE64", 0|(1<<MCID::UnmodeledSideEffects), 0x15c002c13ULL, NULL, NULL, OperandInfo74 },  // Inst #3729 = WRGSBASE64
7914  { 3730,	0,	0,	0,	0,	"WRMSR", 0|(1<<MCID::UnmodeledSideEffects), 0x60000101ULL, NULL, NULL, 0 },  // Inst #3730 = WRMSR
7915  { 3731,	6,	0,	0,	0,	"XADD16rm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x182000144ULL, NULL, NULL, OperandInfo16 },  // Inst #3731 = XADD16rm
7916  { 3732,	2,	1,	0,	0,	"XADD16rr", 0|(1<<MCID::UnmodeledSideEffects), 0x182000143ULL, NULL, NULL, OperandInfo55 },  // Inst #3732 = XADD16rr
7917  { 3733,	6,	0,	0,	0,	"XADD32rm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x182000104ULL, NULL, NULL, OperandInfo20 },  // Inst #3733 = XADD32rm
7918  { 3734,	2,	1,	0,	0,	"XADD32rr", 0|(1<<MCID::UnmodeledSideEffects), 0x182000103ULL, NULL, NULL, OperandInfo65 },  // Inst #3734 = XADD32rr
7919  { 3735,	6,	0,	0,	0,	"XADD64rm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x182002104ULL, NULL, NULL, OperandInfo24 },  // Inst #3735 = XADD64rm
7920  { 3736,	2,	1,	0,	0,	"XADD64rr", 0|(1<<MCID::UnmodeledSideEffects), 0x182002103ULL, NULL, NULL, OperandInfo66 },  // Inst #3736 = XADD64rr
7921  { 3737,	6,	0,	0,	0,	"XADD8rm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore)|(1<<MCID::UnmodeledSideEffects), 0x180000104ULL, NULL, NULL, OperandInfo28 },  // Inst #3737 = XADD8rm
7922  { 3738,	2,	1,	0,	0,	"XADD8rr", 0|(1<<MCID::UnmodeledSideEffects), 0x180000103ULL, NULL, NULL, OperandInfo89 },  // Inst #3738 = XADD8rr
7923  { 3739,	1,	0,	0,	0,	"XCHG16ar", 0|(1<<MCID::UnmodeledSideEffects), 0x120000042ULL, NULL, NULL, OperandInfo113 },  // Inst #3739 = XCHG16ar
7924  { 3740,	7,	1,	0,	0,	"XCHG16rm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10e000046ULL, NULL, NULL, OperandInfo18 },  // Inst #3740 = XCHG16rm
7925  { 3741,	3,	1,	0,	0,	"XCHG16rr", 0|(1<<MCID::UnmodeledSideEffects), 0x10e000045ULL, NULL, NULL, OperandInfo19 },  // Inst #3741 = XCHG16rr
7926  { 3742,	1,	0,	0,	0,	"XCHG32ar", 0|(1<<MCID::UnmodeledSideEffects), 0x120000002ULL, NULL, NULL, OperandInfo72 },  // Inst #3742 = XCHG32ar
7927  { 3743,	1,	0,	0,	0,	"XCHG32ar64", 0|(1<<MCID::UnmodeledSideEffects), 0x120000002ULL, NULL, NULL, OperandInfo262 },  // Inst #3743 = XCHG32ar64
7928  { 3744,	7,	1,	0,	0,	"XCHG32rm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10e000006ULL, NULL, NULL, OperandInfo22 },  // Inst #3744 = XCHG32rm
7929  { 3745,	3,	1,	0,	0,	"XCHG32rr", 0|(1<<MCID::UnmodeledSideEffects), 0x10e000005ULL, NULL, NULL, OperandInfo23 },  // Inst #3745 = XCHG32rr
7930  { 3746,	1,	0,	0,	0,	"XCHG64ar", 0|(1<<MCID::UnmodeledSideEffects), 0x120002002ULL, NULL, NULL, OperandInfo74 },  // Inst #3746 = XCHG64ar
7931  { 3747,	7,	1,	0,	0,	"XCHG64rm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10e002006ULL, NULL, NULL, OperandInfo26 },  // Inst #3747 = XCHG64rm
7932  { 3748,	3,	1,	0,	0,	"XCHG64rr", 0|(1<<MCID::UnmodeledSideEffects), 0x10e002005ULL, NULL, NULL, OperandInfo27 },  // Inst #3748 = XCHG64rr
7933  { 3749,	7,	1,	0,	0,	"XCHG8rm", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10c000006ULL, NULL, NULL, OperandInfo30 },  // Inst #3749 = XCHG8rm
7934  { 3750,	3,	1,	0,	0,	"XCHG8rr", 0|(1<<MCID::UnmodeledSideEffects), 0x10c000005ULL, NULL, NULL, OperandInfo31 },  // Inst #3750 = XCHG8rr
7935  { 3751,	1,	0,	0,	0,	"XCH_F", 0|(1<<MCID::UnmodeledSideEffects), 0x190000402ULL, NULL, NULL, OperandInfo39 },  // Inst #3751 = XCH_F
7936  { 3752,	0,	0,	0,	0,	"XCRYPTCBC", 0|(1<<MCID::UnmodeledSideEffects), 0x1a0001001ULL, ImplicitList72, ImplicitList73, 0 },  // Inst #3752 = XCRYPTCBC
7937  { 3753,	0,	0,	0,	0,	"XCRYPTCFB", 0|(1<<MCID::UnmodeledSideEffects), 0x1c0001001ULL, ImplicitList72, ImplicitList73, 0 },  // Inst #3753 = XCRYPTCFB
7938  { 3754,	0,	0,	0,	0,	"XCRYPTCTR", 0|(1<<MCID::UnmodeledSideEffects), 0x1b0001001ULL, ImplicitList72, ImplicitList73, 0 },  // Inst #3754 = XCRYPTCTR
7939  { 3755,	0,	0,	0,	0,	"XCRYPTECB", 0|(1<<MCID::UnmodeledSideEffects), 0x190001001ULL, ImplicitList72, ImplicitList73, 0 },  // Inst #3755 = XCRYPTECB
7940  { 3756,	0,	0,	0,	0,	"XCRYPTOFB", 0|(1<<MCID::UnmodeledSideEffects), 0x1d0001001ULL, ImplicitList72, ImplicitList73, 0 },  // Inst #3756 = XCRYPTOFB
7941  { 3757,	0,	0,	0,	0,	"XGETBV", 0|(1<<MCID::UnmodeledSideEffects), 0x200012dULL, ImplicitList26, ImplicitList74, 0 },  // Inst #3757 = XGETBV
7942  { 3758,	0,	0,	0,	0,	"XLAT", 0|(1<<MCID::UnmodeledSideEffects), 0x1ae000001ULL, NULL, NULL, 0 },  // Inst #3758 = XLAT
7943  { 3759,	1,	0,	0,	0,	"XOR16i16", 0|(1<<MCID::UnmodeledSideEffects), 0x6a00c041ULL, ImplicitList2, ImplicitList1, OperandInfo2 },  // Inst #3759 = XOR16i16
7944  { 3760,	6,	0,	0,	0,	"XOR16mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10200c05eULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #3760 = XOR16mi
7945  { 3761,	6,	0,	0,	0,	"XOR16mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10600405eULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #3761 = XOR16mi8
7946  { 3762,	6,	0,	0,	0,	"XOR16mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x62000044ULL, NULL, ImplicitList1, OperandInfo16 },  // Inst #3762 = XOR16mr
7947  { 3763,	3,	1,	0,	0,	"XOR16ri", 0, 0x10200c056ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #3763 = XOR16ri
7948  { 3764,	3,	1,	0,	0,	"XOR16ri8", 0, 0x106004056ULL, NULL, ImplicitList1, OperandInfo17 },  // Inst #3764 = XOR16ri8
7949  { 3765,	7,	1,	0,	0,	"XOR16rm", 0|(1<<MCID::MayLoad), 0x66000046ULL, NULL, ImplicitList1, OperandInfo18 },  // Inst #3765 = XOR16rm
7950  { 3766,	3,	1,	0,	0,	"XOR16rr", 0|(1<<MCID::Commutable), 0x62000043ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #3766 = XOR16rr
7951  { 3767,	3,	1,	0,	0,	"XOR16rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x66000045ULL, NULL, ImplicitList1, OperandInfo19 },  // Inst #3767 = XOR16rr_REV
7952  { 3768,	1,	0,	0,	0,	"XOR32i32", 0|(1<<MCID::UnmodeledSideEffects), 0x6a014001ULL, ImplicitList3, ImplicitList1, OperandInfo2 },  // Inst #3768 = XOR32i32
7953  { 3769,	6,	0,	0,	0,	"XOR32mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10201401eULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #3769 = XOR32mi
7954  { 3770,	6,	0,	0,	0,	"XOR32mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10600401eULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #3770 = XOR32mi8
7955  { 3771,	6,	0,	0,	0,	"XOR32mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x62000004ULL, NULL, ImplicitList1, OperandInfo20 },  // Inst #3771 = XOR32mr
7956  { 3772,	3,	1,	0,	0,	"XOR32ri", 0, 0x102014016ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #3772 = XOR32ri
7957  { 3773,	3,	1,	0,	0,	"XOR32ri8", 0, 0x106004016ULL, NULL, ImplicitList1, OperandInfo21 },  // Inst #3773 = XOR32ri8
7958  { 3774,	7,	1,	0,	0,	"XOR32rm", 0|(1<<MCID::MayLoad), 0x66000006ULL, NULL, ImplicitList1, OperandInfo22 },  // Inst #3774 = XOR32rm
7959  { 3775,	3,	1,	0,	0,	"XOR32rr", 0|(1<<MCID::Commutable), 0x62000003ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #3775 = XOR32rr
7960  { 3776,	3,	1,	0,	0,	"XOR32rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x66000005ULL, NULL, ImplicitList1, OperandInfo23 },  // Inst #3776 = XOR32rr_REV
7961  { 3777,	1,	0,	0,	0,	"XOR64i32", 0|(1<<MCID::UnmodeledSideEffects), 0x6a016001ULL, ImplicitList4, ImplicitList1, OperandInfo2 },  // Inst #3777 = XOR64i32
7962  { 3778,	6,	0,	0,	0,	"XOR64mi32", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10201601eULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #3778 = XOR64mi32
7963  { 3779,	6,	0,	0,	0,	"XOR64mi8", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10600601eULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #3779 = XOR64mi8
7964  { 3780,	6,	0,	0,	0,	"XOR64mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x62002004ULL, NULL, ImplicitList1, OperandInfo24 },  // Inst #3780 = XOR64mr
7965  { 3781,	3,	1,	0,	0,	"XOR64ri32", 0, 0x102016016ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #3781 = XOR64ri32
7966  { 3782,	3,	1,	0,	0,	"XOR64ri8", 0, 0x106006016ULL, NULL, ImplicitList1, OperandInfo25 },  // Inst #3782 = XOR64ri8
7967  { 3783,	7,	1,	0,	0,	"XOR64rm", 0|(1<<MCID::MayLoad), 0x66002006ULL, NULL, ImplicitList1, OperandInfo26 },  // Inst #3783 = XOR64rm
7968  { 3784,	3,	1,	0,	0,	"XOR64rr", 0|(1<<MCID::Commutable), 0x62002003ULL, NULL, ImplicitList1, OperandInfo27 },  // Inst #3784 = XOR64rr
7969  { 3785,	3,	1,	0,	0,	"XOR64rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x66002005ULL, NULL, ImplicitList1, OperandInfo27 },  // Inst #3785 = XOR64rr_REV
7970  { 3786,	1,	0,	0,	0,	"XOR8i8", 0|(1<<MCID::UnmodeledSideEffects), 0x68004001ULL, ImplicitList5, ImplicitList1, OperandInfo2 },  // Inst #3786 = XOR8i8
7971  { 3787,	6,	0,	0,	0,	"XOR8mi", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x10000401eULL, NULL, ImplicitList1, OperandInfo15 },  // Inst #3787 = XOR8mi
7972  { 3788,	6,	0,	0,	0,	"XOR8mr", 0|(1<<MCID::MayLoad)|(1<<MCID::MayStore), 0x60000004ULL, NULL, ImplicitList1, OperandInfo28 },  // Inst #3788 = XOR8mr
7973  { 3789,	3,	1,	0,	0,	"XOR8ri", 0, 0x100004016ULL, NULL, ImplicitList1, OperandInfo29 },  // Inst #3789 = XOR8ri
7974  { 3790,	7,	1,	0,	0,	"XOR8rm", 0|(1<<MCID::MayLoad), 0x64000006ULL, NULL, ImplicitList1, OperandInfo30 },  // Inst #3790 = XOR8rm
7975  { 3791,	3,	1,	0,	0,	"XOR8rr", 0|(1<<MCID::Commutable), 0x60000003ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #3791 = XOR8rr
7976  { 3792,	3,	1,	0,	0,	"XOR8rr_REV", 0|(1<<MCID::UnmodeledSideEffects), 0x64000005ULL, NULL, ImplicitList1, OperandInfo31 },  // Inst #3792 = XOR8rr_REV
7977  { 3793,	7,	1,	0,	0,	"XORPDrm", 0|(1<<MCID::MayLoad), 0xaf000146ULL, NULL, NULL, OperandInfo32 },  // Inst #3793 = XORPDrm
7978  { 3794,	3,	1,	0,	0,	"XORPDrr", 0|(1<<MCID::Commutable), 0xaf000145ULL, NULL, NULL, OperandInfo33 },  // Inst #3794 = XORPDrr
7979  { 3795,	7,	1,	0,	0,	"XORPSrm", 0|(1<<MCID::MayLoad), 0xae800106ULL, NULL, NULL, OperandInfo32 },  // Inst #3795 = XORPSrm
7980  { 3796,	3,	1,	0,	0,	"XORPSrr", 0|(1<<MCID::Commutable), 0xae800105ULL, NULL, NULL, OperandInfo33 },  // Inst #3796 = XORPSrr
7981  { 3797,	5,	0,	0,	0,	"XRSTOR", 0|(1<<MCID::UnmodeledSideEffects), 0x15c00011dULL, ImplicitList74, NULL, OperandInfo38 },  // Inst #3797 = XRSTOR
7982  { 3798,	5,	0,	0,	0,	"XRSTOR64", 0|(1<<MCID::UnmodeledSideEffects), 0x15c00211dULL, ImplicitList74, NULL, OperandInfo38 },  // Inst #3798 = XRSTOR64
7983  { 3799,	5,	1,	0,	0,	"XSAVE", 0|(1<<MCID::UnmodeledSideEffects), 0x15c00011cULL, ImplicitList74, NULL, OperandInfo38 },  // Inst #3799 = XSAVE
7984  { 3800,	5,	1,	0,	0,	"XSAVE64", 0|(1<<MCID::UnmodeledSideEffects), 0x15c00211cULL, ImplicitList74, NULL, OperandInfo38 },  // Inst #3800 = XSAVE64
7985  { 3801,	5,	1,	0,	0,	"XSAVEOPT", 0|(1<<MCID::UnmodeledSideEffects), 0x15c00011eULL, ImplicitList74, NULL, OperandInfo38 },  // Inst #3801 = XSAVEOPT
7986  { 3802,	5,	1,	0,	0,	"XSAVEOPT64", 0|(1<<MCID::UnmodeledSideEffects), 0x15c00211eULL, ImplicitList74, NULL, OperandInfo38 },  // Inst #3802 = XSAVEOPT64
7987  { 3803,	0,	0,	0,	0,	"XSETBV", 0|(1<<MCID::UnmodeledSideEffects), 0x200012eULL, ImplicitList75, NULL, 0 },  // Inst #3803 = XSETBV
7988  { 3804,	0,	0,	0,	0,	"XSHA1", 0|(1<<MCID::UnmodeledSideEffects), 0x190000f01ULL, ImplicitList76, ImplicitList76, 0 },  // Inst #3804 = XSHA1
7989  { 3805,	0,	0,	0,	0,	"XSHA256", 0|(1<<MCID::UnmodeledSideEffects), 0x1a0000f01ULL, ImplicitList76, ImplicitList76, 0 },  // Inst #3805 = XSHA256
7990  { 3806,	0,	0,	0,	0,	"XSTORE", 0|(1<<MCID::UnmodeledSideEffects), 0x180001001ULL, ImplicitList77, ImplicitList78, 0 },  // Inst #3806 = XSTORE
7991};
7992
7993static inline void InitX86MCInstrInfo(MCInstrInfo *II) {
7994  II->InitMCInstrInfo(X86Insts, 3807);
7995}
7996
7997} // End llvm namespace
7998#endif // GET_INSTRINFO_MC_DESC
7999
8000
8001#ifdef GET_INSTRINFO_HEADER
8002#undef GET_INSTRINFO_HEADER
8003namespace llvm {
8004struct X86GenInstrInfo : public TargetInstrInfoImpl {
8005  explicit X86GenInstrInfo(int SO = -1, int DO = -1);
8006};
8007} // End llvm namespace
8008#endif // GET_INSTRINFO_HEADER
8009
8010
8011#ifdef GET_INSTRINFO_CTOR
8012#undef GET_INSTRINFO_CTOR
8013namespace llvm {
8014extern MCInstrDesc X86Insts[];
8015X86GenInstrInfo::X86GenInstrInfo(int SO, int DO)
8016  : TargetInstrInfoImpl(SO, DO) {
8017  InitMCInstrInfo(X86Insts, 3807);
8018}
8019} // End llvm namespace
8020#endif // GET_INSTRINFO_CTOR
8021
8022