Searched defs:BLR (Results 1 - 5 of 5) sorted by relevance

/external/pcre/dist2/src/sljit/
H A DsljitNativeARM_64.c74 #define BLR 0xd63f0000 macro
1901 PTR_FAIL_IF(push_inst(compiler, ((type >= SLJIT_FAST_CALL) ? BLR : BR) | RN(TMP_REG1)));
1954 return push_inst(compiler, ((type >= SLJIT_FAST_CALL) ? BLR : BR) | RN(src));
1964 return push_inst(compiler, ((type >= SLJIT_FAST_CALL) ? BLR : BR) | RN(TMP_REG1));
H A DsljitNativePPC_common.c149 #define BLR (HI(19) | LO(16) | (0x14 << 21)) macro
695 FAIL_IF(push_inst(compiler, BLR));
2049 return push_inst(compiler, BLR);
/external/swiftshader/third_party/LLVM/lib/CodeGen/
H A DRegisterCoalescer.cpp430 LiveInterval::iterator BLR = IntB.FindLiveRangeContaining(CopyIdx); local
431 if (BLR == IntB.end()) return false;
432 VNInfo *BValNo = BLR->valno;
489 if (ValLR+1 != BLR) return false;
510 SlotIndex FillerStart = ValLR->end, FillerEnd = BLR->start;
518 // [ValLR.end, BLR.begin) of either value number, then we merge the
727 // If ALR and BLR overlaps and end of BLR extends beyond end of ALR, e.g.
/external/v8/src/arm64/
H A Dconstants-arm64.h612 BLR = UnconditionalBranchToRegisterFixed | 0x003F0000, enumerator in enum:v8::internal::UnconditionalBranchToRegisterOp
/external/vixl/src/aarch64/
H A Dconstants-aarch64.h652 BLR = UnconditionalBranchToRegisterFixed | 0x003F0000, enumerator in enum:vixl::aarch64::UnconditionalBranchToRegisterOp

Completed in 205 milliseconds