/external/mesa3d/src/gallium/drivers/freedreno/ir3/ |
H A D | ir3_ra.c | 285 is_half(struct ir3_instruction *instr) argument 287 return !!(instr->regs[0]->flags & IR3_REG_HALF); 318 writes_gpr(struct ir3_instruction *instr) argument 320 if (is_store(instr)) 323 return is_temp(instr->regs[0]); 335 get_definer(struct ir3_ra_ctx *ctx, struct ir3_instruction *instr, argument 338 struct ir3_ra_instr_data *id = &ctx->instrd[instr->ip]; 347 if (instr->opc == OPC_META_FI) { 358 foreach_src_n(src, n, instr) { 360 if (!src->instr) 885 struct ir3_instruction *instr = ir->outputs[i]; local 901 fixup_half_instr_dst(struct ir3_instruction *instr) argument 942 fixup_half_instr_src(struct ir3_instruction *instr) argument 958 reg_assign(struct ir3_ra_ctx *ctx, struct ir3_register *reg, struct ir3_instruction *instr) argument 1031 struct ir3_instruction *instr = ir->inputs[i]; local 1043 struct ir3_instruction *instr = ir->inputs[i]; local [all...] |
/external/mesa3d/src/mesa/program/ |
H A D | prog_to_nir.c | 144 nir_ssa_dest_init(&load->instr, &load->dest, 4, 32, NULL); 145 nir_builder_instr_insert(b, &load->instr); 174 nir_ssa_dest_init(&load->instr, &load->dest, 4, 32, NULL); 206 nir_builder_instr_insert(b, &load->instr); 249 nir_ssa_dest_init(&mov->instr, &mov->dest.dest, 1, 32, NULL); 253 nir_builder_instr_insert(b, &mov->instr); 271 nir_alu_instr *instr = nir_alu_instr_create(b->shader, op); local 275 instr->src[i].src = nir_src_for_ssa(src[i]); 277 instr->dest = dest; 278 nir_builder_instr_insert(b, &instr 524 nir_tex_instr *instr; local [all...] |
/external/swiftshader/third_party/LLVM/lib/Analysis/ |
H A D | PathNumbering.cpp | 379 Instruction& instr = *bbCurrent; local 380 if( instr.getOpcode() == Instruction::Call ) {
|
/external/swiftshader/third_party/LLVM/lib/CodeGen/ |
H A D | Splitter.cpp | 215 MachineInstr &instr = **iItr; local 216 SlotIndex instrIdx = ls.lis->getInstructionIndex(&instr); 217 if (instr.modifiesRegister(li.reg, 0)) { 223 if (instr.readsRegister(li.reg, 0)) { 248 MachineInstr &instr = **iItr; local 249 for (unsigned i = 0; i < instr.getNumOperands(); ++i) { 250 MachineOperand &mop = instr.getOperand(i); 354 MachineInstr *instr= &*iItr; local 355 dbgs() << " " << *instr << ""; 766 MachineInstr &instr local [all...] |
/external/v8/src/arm64/ |
H A D | instrument-arm64.cc | 233 void Instrument::VisitPCRelAddressing(Instruction* instr) { argument 240 void Instrument::VisitAddSubImmediate(Instruction* instr) { argument 244 if (((instr->Mask(AddSubOpMask) == SUB) || 245 (instr->Mask(AddSubOpMask) == ADD)) && 246 (instr->Rd() == 31) && (instr->Rn() == 31)) { 255 void Instrument::VisitLogicalImmediate(Instruction* instr) { argument 262 void Instrument::VisitMoveWideImmediate(Instruction* instr) { argument 266 if (instr->IsMovn() && (instr 275 VisitBitfield(Instruction* instr) argument 282 VisitExtract(Instruction* instr) argument 289 VisitUnconditionalBranch(Instruction* instr) argument 296 VisitUnconditionalBranchToRegister(Instruction* instr) argument 303 VisitCompareBranch(Instruction* instr) argument 310 VisitTestBranch(Instruction* instr) argument 317 VisitConditionalBranch(Instruction* instr) argument 324 VisitSystem(Instruction* instr) argument 331 VisitException(Instruction* instr) argument 338 InstrumentLoadStorePair(Instruction* instr) argument 349 VisitLoadStorePairPostIndex(Instruction* instr) argument 355 VisitLoadStorePairOffset(Instruction* instr) argument 361 VisitLoadStorePairPreIndex(Instruction* instr) argument 367 VisitLoadLiteral(Instruction* instr) argument 374 InstrumentLoadStore(Instruction* instr) argument 403 VisitLoadStoreUnscaledOffset(Instruction* instr) argument 409 VisitLoadStorePostIndex(Instruction* instr) argument 415 VisitLoadStorePreIndex(Instruction* instr) argument 421 VisitLoadStoreRegisterOffset(Instruction* instr) argument 427 VisitLoadStoreUnsignedOffset(Instruction* instr) argument 432 VisitLoadStoreAcquireRelease(Instruction* instr) argument 458 VisitLogicalShifted(Instruction* instr) argument 465 VisitAddSubShifted(Instruction* instr) argument 472 VisitAddSubExtended(Instruction* instr) argument 487 VisitAddSubWithCarry(Instruction* instr) argument 494 VisitConditionalCompareRegister(Instruction* instr) argument 501 VisitConditionalCompareImmediate(Instruction* instr) argument 508 VisitConditionalSelect(Instruction* instr) argument 515 VisitDataProcessing1Source(Instruction* instr) argument 522 VisitDataProcessing2Source(Instruction* instr) argument 529 VisitDataProcessing3Source(Instruction* instr) argument 536 VisitFPCompare(Instruction* instr) argument 543 VisitFPConditionalCompare(Instruction* instr) argument 550 VisitFPConditionalSelect(Instruction* instr) argument 557 VisitFPImmediate(Instruction* instr) argument 564 VisitFPDataProcessing1Source(Instruction* instr) argument 571 VisitFPDataProcessing2Source(Instruction* instr) argument 578 VisitFPDataProcessing3Source(Instruction* instr) argument 585 VisitFPIntegerConvert(Instruction* instr) argument 592 VisitFPFixedPointConvert(Instruction* instr) argument 599 VisitUnallocated(Instruction* instr) argument 606 VisitUnimplemented(Instruction* instr) argument [all...] |
H A D | simulator-arm64.cc | 567 void Simulator::DoRuntimeCall(Instruction* instr) { argument 568 Redirection* redirection = Redirection::FromHltInstruction(instr); 924 void Simulator::AddSubWithCarry(Instruction* instr) { 928 T op2 = reg<T>(instr->Rm()); 931 if ((instr->Mask(AddSubOpMask) == SUB) || instr->Mask(AddSubOpMask) == SUBS) { 935 new_val = AddWithCarry<T>(instr->FlagsUpdate(), 936 reg<T>(instr->Rn()), 940 set_reg<T>(instr->Rd(), new_val); 1006 void Simulator::Extract(Instruction* instr) { [all...] |
/external/v8/src/crankshaft/ |
H A D | hydrogen-check-elimination.cc | 86 HCheckTable* Process(HInstruction* instr, Zone* zone) { argument 87 switch (instr->opcode()) { 89 ReduceCheckMaps(HCheckMaps::cast(instr)); 93 ReduceLoadNamedField(HLoadNamedField::cast(instr)); 97 ReduceStoreNamedField(HStoreNamedField::cast(instr)); 101 ReduceCompareMap(HCompareMap::cast(instr)); 105 ReduceCompareObjectEqAndBranch(HCompareObjectEqAndBranch::cast(instr)); 109 ReduceIsStringAndBranch(HIsStringAndBranch::cast(instr)); 114 HTransitionElementsKind::cast(instr)); 118 ReduceCheckHeapObject(HCheckHeapObject::cast(instr)); 362 ReduceCheckMaps(HCheckMaps* instr) argument 449 ReduceCheckInstanceType(HCheckInstanceType* instr) argument 493 ReduceLoadNamedField(HLoadNamedField* instr) argument 518 ReduceCheckHeapObject(HCheckHeapObject* instr) argument 527 ReduceStoreNamedField(HStoreNamedField* instr) argument 552 ReduceCompareMap(HCompareMap* instr) argument 582 ReduceCompareObjectEqAndBranch(HCompareObjectEqAndBranch* instr) argument 606 ReduceIsStringAndBranch(HIsStringAndBranch* instr) argument 628 ReduceTransitionElementsKind(HTransitionElementsKind* instr) argument 656 EnsureChecked(HCheckTableEntry* entry, HValue* value, HInstruction* instr) argument [all...] |
H A D | lithium.cc | 325 void LChunk::AddInstruction(LInstruction* instr, HBasicBlock* block) { argument 327 gap->set_hydrogen_value(instr->hydrogen_value()); 329 if (instr->IsControl()) { 332 instructions_.Add(instr, zone()); 335 instructions_.Add(instr, zone()); 338 if (instr->HasPointerMap()) { 339 pointer_maps_.Add(instr->pointer_map(), zone()); 340 instr->pointer_map()->set_lithium_position(index); 508 LInstruction* instr, 510 if (!instr 507 CreateLazyBailoutForCall(HBasicBlock* current_block, LInstruction* instr, HInstruction* hydrogen_val) argument 558 AssignEnvironment(LInstruction* instr, HEnvironment* hydrogen_env) argument [all...] |
/external/v8/src/crankshaft/x87/ |
H A D | lithium-codegen-x87.h | 118 void DoDeferredNumberTagD(LNumberTagD* instr); 121 void DoDeferredNumberTagIU(LInstruction* instr, 126 void DoDeferredTaggedToI(LTaggedToI* instr, Label* done); 127 void DoDeferredMathAbsTaggedHeapNumber(LMathAbs* instr); 128 void DoDeferredStackCheck(LStackCheck* instr); 129 void DoDeferredMaybeGrowElements(LMaybeGrowElements* instr); 130 void DoDeferredStringCharCodeAt(LStringCharCodeAt* instr); 131 void DoDeferredStringCharFromCode(LStringCharFromCode* instr); 132 void DoDeferredAllocate(LAllocate* instr); 133 void DoDeferredInstanceMigration(LCheckMaps* instr, Registe 201 CallRuntime(Runtime::FunctionId id, int argc, LInstruction* instr) argument 208 CallRuntime(Runtime::FunctionId id, LInstruction* instr) argument 336 FlushX87StackIfNecessary(LInstruction* instr) argument [all...] |
/external/v8/src/ppc/ |
H A D | assembler-ppc-inl.h | 494 Instr instr = instr_at(pc); local 495 uint32_t opcode = instr & kOpcodeMask; 496 if (!GetRA(instr).is(kConstantPoolRegister)) return false; 514 Instr instr = instr_at(pc); local 515 uint32_t opcode = instr & kOpcodeMask; 518 if (!GetRA(instr).is(kConstantPoolRegister)) { 519 instr = instr_at(pc - kInstrSize); 520 opcode = instr & kOpcodeMask; 521 if ((opcode != ADDIS) || !GetRA(instr).is(kConstantPoolRegister)) { 582 Instr instr local [all...] |
/external/vixl/src/aarch64/ |
H A D | instrument-aarch64.cc | 254 void Instrument::VisitPCRelAddressing(const Instruction* instr) { argument 255 USE(instr); 262 void Instrument::VisitAddSubImmediate(const Instruction* instr) { argument 263 USE(instr); 270 void Instrument::VisitLogicalImmediate(const Instruction* instr) { argument 271 USE(instr); 278 void Instrument::VisitMoveWideImmediate(const Instruction* instr) { argument 282 if (instr->IsMovn() && (instr->GetRd() == kZeroRegCode)) { 283 unsigned imm = instr 291 VisitBitfield(const Instruction* instr) argument 299 VisitExtract(const Instruction* instr) argument 307 VisitUnconditionalBranch(const Instruction* instr) argument 315 VisitUnconditionalBranchToRegister(const Instruction* instr) argument 323 VisitCompareBranch(const Instruction* instr) argument 331 VisitTestBranch(const Instruction* instr) argument 339 VisitConditionalBranch(const Instruction* instr) argument 347 VisitSystem(const Instruction* instr) argument 355 VisitException(const Instruction* instr) argument 363 InstrumentLoadStorePair(const Instruction* instr) argument 375 VisitLoadStorePairPostIndex(const Instruction* instr) argument 381 VisitLoadStorePairOffset(const Instruction* instr) argument 387 VisitLoadStorePairPreIndex(const Instruction* instr) argument 393 VisitLoadStorePairNonTemporal(const Instruction* instr) argument 399 VisitLoadStoreExclusive(const Instruction* instr) argument 407 VisitLoadLiteral(const Instruction* instr) argument 415 InstrumentLoadStore(const Instruction* instr) argument 455 VisitLoadStoreUnscaledOffset(const Instruction* instr) argument 461 VisitLoadStorePostIndex(const Instruction* instr) argument 468 VisitLoadStorePreIndex(const Instruction* instr) argument 474 VisitLoadStoreRegisterOffset(const Instruction* instr) argument 480 VisitLoadStoreUnsignedOffset(const Instruction* instr) argument 486 VisitLogicalShifted(const Instruction* instr) argument 494 VisitAddSubShifted(const Instruction* instr) argument 502 VisitAddSubExtended(const Instruction* instr) argument 510 VisitAddSubWithCarry(const Instruction* instr) argument 518 VisitConditionalCompareRegister(const Instruction* instr) argument 526 VisitConditionalCompareImmediate(const Instruction* instr) argument 534 VisitConditionalSelect(const Instruction* instr) argument 542 VisitDataProcessing1Source(const Instruction* instr) argument 550 VisitDataProcessing2Source(const Instruction* instr) argument 558 VisitDataProcessing3Source(const Instruction* instr) argument 566 VisitFPCompare(const Instruction* instr) argument 574 VisitFPConditionalCompare(const Instruction* instr) argument 582 VisitFPConditionalSelect(const Instruction* instr) argument 590 VisitFPImmediate(const Instruction* instr) argument 598 VisitFPDataProcessing1Source(const Instruction* instr) argument 606 VisitFPDataProcessing2Source(const Instruction* instr) argument 614 VisitFPDataProcessing3Source(const Instruction* instr) argument 622 VisitFPIntegerConvert(const Instruction* instr) argument 630 VisitFPFixedPointConvert(const Instruction* instr) argument 638 VisitCrypto2RegSHA(const Instruction* instr) argument 646 VisitCrypto3RegSHA(const Instruction* instr) argument 654 VisitCryptoAES(const Instruction* instr) argument 662 VisitNEON2RegMisc(const Instruction* instr) argument 670 VisitNEON3Same(const Instruction* instr) argument 678 VisitNEON3Different(const Instruction* instr) argument 686 VisitNEONAcrossLanes(const Instruction* instr) argument 694 VisitNEONByIndexedElement(const Instruction* instr) argument 702 VisitNEONCopy(const Instruction* instr) argument 710 VisitNEONExtract(const Instruction* instr) argument 718 VisitNEONLoadStoreMultiStruct(const Instruction* instr) argument 726 VisitNEONLoadStoreMultiStructPostIndex( const Instruction* instr) argument 735 VisitNEONLoadStoreSingleStruct(const Instruction* instr) argument 743 VisitNEONLoadStoreSingleStructPostIndex( const Instruction* instr) argument 752 VisitNEONModifiedImmediate(const Instruction* instr) argument 760 VisitNEONScalar2RegMisc(const Instruction* instr) argument 768 VisitNEONScalar3Diff(const Instruction* instr) argument 776 VisitNEONScalar3Same(const Instruction* instr) argument 784 VisitNEONScalarByIndexedElement(const Instruction* instr) argument 792 VisitNEONScalarCopy(const Instruction* instr) argument 800 VisitNEONScalarPairwise(const Instruction* instr) argument 808 VisitNEONScalarShiftImmediate(const Instruction* instr) argument 816 VisitNEONShiftImmediate(const Instruction* instr) argument 824 VisitNEONTable(const Instruction* instr) argument 832 VisitNEONPerm(const Instruction* instr) argument 840 VisitUnallocated(const Instruction* instr) argument 848 VisitUnimplemented(const Instruction* instr) argument [all...] |
/external/emma/lib/ |
H A D | emma_ant.jar | ... final String PATH_DELIMITERS private com.vladium.emma.instr.FilterCfg m_filterCfg public void init () throws org.apache ... |
/external/capstone/arch/AArch64/ |
H A D | AArch64Disassembler.c | 261 MCInst *instr, uint16_t *size, uint64_t address, void *info) 263 DecodeStatus status = _getInstruction((cs_struct *)ud, instr, 260 AArch64_getInstruction(csh ud, const uint8_t *code, size_t code_len, MCInst *instr, uint16_t *size, uint64_t address, void *info) argument
|
/external/emma/core/java12/com/vladium/emma/instr/ |
H A D | InstrVisitor.java | 9 package com.vladium.emma.instr; 719 final IntIntMap /* int(ip)->instr count */ instructionMap = new IntIntMap (); 1028 if ($assert.ENABLED) $assert.ASSERT (block.m_length == 0 || block.m_instrCount > 0, "invalid instr count for block " + bl + ": " + block.m_instrCount); 1417 int m_first; // inclusive offset of the leader instruction [first instr in the block] 1422 // NOTE: it is possible that m_first == m_last [the block is empty except for a possible control transfer instr] 2140 private final Logger m_log; // instr visitor logging context is latched at construction time 2166 private int m_stampIndex; // index of CONSTANT_Long that is the class instr stamp
|
/external/kernel-headers/original/uapi/sound/ |
H A D | sfnt_info.h | 58 #define SNDRV_SFNT_REMOVE_INFO 9 /* optarg=(bank<<8)|instr */ 147 unsigned char instr; /* midi preset number */ member in struct:soundfont_voice_rec_hdr
|
/external/llvm/include/llvm/CodeGen/ |
H A D | ScheduleDAG.h | 324 SUnit(MachineInstr *instr, unsigned nodenum) argument 325 : Node(nullptr), Instr(instr), OrigNode(nullptr), SchedClass(nullptr),
|
/external/mesa3d/src/compiler/spirv/ |
H A D | vtn_variables.c | 193 nir_ssa_dest_init(&intrin->instr, &intrin->dest, 203 nir_builder_instr_insert(&b->nb, &intrin->instr); 321 nir_intrinsic_instr *instr = local 324 instr->src[0] = nir_src_for_ssa(array_index); 325 nir_intrinsic_set_desc_set(instr, chain->var->descriptor_set); 326 nir_intrinsic_set_binding(instr, chain->var->binding); 328 nir_ssa_dest_init(&instr->instr, &instr->dest, 1, 32, NULL); 329 nir_builder_instr_insert(&b->nb, &instr 470 nir_intrinsic_instr *instr = nir_intrinsic_instr_create(b->nb.shader, op); local 1593 nir_intrinsic_instr *instr = local [all...] |
/external/mesa3d/src/gallium/auxiliary/nir/ |
H A D | tgsi_to_nir.c | 479 nir_builder_instr_insert(b, &load_const->instr); 489 ttn_array_deref(struct ttn_compile *c, nir_intrinsic_instr *instr, argument 493 nir_deref_var *deref = nir_deref_var_create(instr, var); 533 nir_ssa_dest_init(&load->instr, &load->dest, 535 nir_builder_instr_insert(b, &load->instr); 585 nir_ssa_dest_init(&load->instr, &load->dest, ncomp, 32, NULL); 586 nir_builder_instr_insert(b, &load->instr); 673 nir_ssa_dest_init(&load->instr, &load->dest, 4, 32, NULL); 674 nir_builder_instr_insert(b, &load->instr); 834 nir_alu_instr *instr local 1151 nir_jump_instr *instr = nir_jump_instr_create(b->shader, nir_jump_continue); local 1158 nir_jump_instr *instr = nir_jump_instr_create(b->shader, nir_jump_break); local 1172 setup_texture_info(nir_tex_instr *instr, unsigned texture) argument 1254 nir_tex_instr *instr; local [all...] |
/external/mesa3d/src/mesa/drivers/dri/i965/ |
H A D | brw_vec4_nir.cpp | 52 vec4_visitor::nir_setup_system_value_intrinsic(nir_intrinsic_instr *instr) argument 56 switch (instr->intrinsic) { 98 nir_foreach_instr(instr, block) { 99 if (instr->type != nir_instr_type_intrinsic) 102 nir_intrinsic_instr *intrin = nir_instr_as_intrinsic(instr); 214 nir_foreach_instr(instr, block) { 215 nir_emit_instr(instr); 220 vec4_visitor::nir_emit_instr(nir_instr *instr) argument 222 base_ir = instr; 224 switch (instr 339 get_indirect_offset(nir_intrinsic_instr *instr) argument 357 nir_emit_load_const(nir_load_const_instr *instr) argument 407 nir_emit_intrinsic(nir_intrinsic_instr *instr) argument 978 nir_emit_ssbo_atomic(int op, nir_intrinsic_instr *instr) argument 1069 optimize_predicate(nir_alu_instr *instr, enum brw_predicate *predicate) argument 1260 nir_emit_alu(nir_alu_instr *instr) argument [all...] |
/external/strace/ |
H A D | util.c | 446 * Quote string `instr' of length `size' 450 * treat `instr' as a NUL-terminated string, 451 * checking up to (`size' + 1) bytes of `instr'. 460 string_quote(const char *instr, char *outstr, const unsigned int size, argument 463 const unsigned char *ustr = (const unsigned char *) instr;
|
/external/swiftshader/third_party/LLVM/include/llvm/CodeGen/ |
H A D | ScheduleDAG.h | 293 SUnit(MachineInstr *instr, unsigned nodenum) argument 294 : Node(0), Instr(instr), OrigNode(0), NodeNum(nodenum),
|
/external/v8/src/arm/ |
H A D | disasm-arm.cc | 78 int FormatVFPRegister(Instruction* instr, const char* format); 79 void PrintMovwMovt(Instruction* instr); 80 int FormatVFPinstruction(Instruction* instr, const char* format); 81 void PrintCondition(Instruction* instr); 82 void PrintShiftRm(Instruction* instr); 83 void PrintShiftImm(Instruction* instr); 84 void PrintShiftSat(Instruction* instr); 85 void PrintPU(Instruction* instr); 89 int FormatRegister(Instruction* instr, const char* option); 92 int FormatOption(Instruction* instr, cons 160 PrintCondition(Instruction* instr) argument 192 PrintShiftRm(Instruction* instr) argument 228 PrintShiftImm(Instruction* instr) argument 237 PrintShiftSat(Instruction* instr) argument 249 PrintPU(Instruction* instr) argument 303 FormatRegister(Instruction* instr, const char* format) argument 352 FormatVFPRegister(Instruction* instr, const char* format) argument 395 FormatVFPinstruction(Instruction* instr, const char* format) argument 437 PrintMovwMovt(Instruction* instr) argument 450 FormatOption(Instruction* instr, const char* format) argument 693 Format(Instruction* instr, const char* format) argument 718 Unknown(Instruction* instr) argument 723 DecodeType01(Instruction* instr) argument 1017 DecodeType2(Instruction* instr) argument 1052 DecodeType3(Instruction* instr) argument 1339 DecodeType4(Instruction* instr) argument 1353 DecodeType5(Instruction* instr) argument 1358 DecodeType6(Instruction* instr) argument 1363 DecodeType7(Instruction* instr) argument 1425 DecodeTypeVFP(Instruction* instr) argument 1625 DecodeTypeCP15(Instruction* instr) argument 1654 DecodeVMOVBetweenCoreAndSinglePrecisionRegisters( Instruction* instr) argument 1669 DecodeVCMP(Instruction* instr) argument 1700 DecodeVCVTBetweenDoubleAndSingle(Instruction* instr) argument 1714 DecodeVCVTBetweenFloatingPointAndInteger(Instruction* instr) argument 1762 DecodeType6CoprocessorIns(Instruction* instr) argument 1857 DecodeSpecialCondition(Instruction* instr) argument 2480 Instruction* instr = Instruction::At(instr_ptr); local [all...] |
H A D | macro-assembler-arm.h | 742 static inline bool IsMarkedCode(Instr instr, int type) { argument 744 return IsNop(instr, type); 748 static inline int GetCodeMarker(Instr instr) { argument 752 int dst_reg = (instr & dst_mask) >> dst_reg_offset; 753 int src_reg = instr & src_mask; 758 int type = ((instr & non_register_mask) == mov_mask) && 1481 void Emit(Instr instr);
|
/external/v8/src/compiler/ |
H A D | code-generator.cc | 310 Instruction* instr = code()->InstructionAt(i); local 311 CodeGenResult result = AssembleInstruction(instr, block); 338 void CodeGenerator::GetPushCompatibleMoves(Instruction* instr, argument 346 ParallelMove* parallel_move = instr->GetParallelMove(inner_pos); 399 Instruction* instr, const InstructionBlock* block) { 401 FlagsMode mode = FlagsModeField::decode(instr->opcode()); 403 AssembleSourcePosition(instr); 406 GetSlotAboveSPBeforeTailCall(instr, &first_unused_stack_slot); 407 if (adjust_stack) AssembleTailCallBeforeGap(instr, first_unused_stack_slot); 408 AssembleGaps(instr); 398 AssembleInstruction( Instruction* instr, const InstructionBlock* block) argument 483 AssembleSourcePosition(Instruction* instr) argument 511 GetSlotAboveSPBeforeTailCall(Instruction* instr, int* slot) argument 522 AssembleGaps(Instruction* instr) argument 618 RecordCallPosition(Instruction* instr) argument 667 GetDeoptimizationEntry( Instruction* instr, size_t frame_state_offset) argument 828 BuildTranslation(Instruction* instr, int pc_offset, size_t frame_state_offset, OutputFrameStateCombine state_combine) argument 853 AddTranslationForOperand(Translation* translation, Instruction* instr, InstructionOperand* op, MachineType type) argument 981 AddDeoptimizationExit( Instruction* instr, size_t frame_state_offset) argument [all...] |
H A D | instruction.cc | 513 const Instruction& instr = *printable.instr_; local 520 if (instr.parallel_moves()[i] != nullptr) { 522 instr.parallel_moves()[i]}; 529 if (instr.OutputCount() > 1) os << "("; 530 for (size_t i = 0; i < instr.OutputCount(); i++) { 532 printable_op.op_ = *instr.OutputAt(i); 536 if (instr.OutputCount() > 1) os << ") = "; 537 if (instr.OutputCount() == 1) os << " = "; 539 os << ArchOpcodeField::decode(instr.opcode()); 540 AddressingMode am = AddressingModeField::decode(instr 869 AddInstruction(Instruction* instr) argument 957 InputRpo(Instruction* instr, size_t index) argument 967 GetSourcePosition(const Instruction* instr, SourcePosition* result) const argument 976 SetSourcePosition(const Instruction* instr, SourcePosition value) argument [all...] |