Searched defs:mask (Results 1 - 25 of 187) sorted by path

12345678

/hardware/broadcom/wlan/bcmdhd/dhdutil/
H A Dbcmutils.c1645 uint32 bit, mask; local
1647 mask = bd->mask;
1655 if ((flags & mask) == bit) {
/hardware/broadcom/wlan/bcmdhd/dhdutil/include/
H A Dbcmutils.h627 #define VALID_MASK(mask) !((mask) & ((mask) + 1))
741 uint32 mask; member in struct:bcm_bit_desc_ex
823 #define mboolmaskset(mb, mask, val) ((mb) = (((mb) & ~(mask)) | (val)))
/hardware/broadcom/wlan/bcmdhd/dhdutil/include/proto/
H A D802.11.h190 #define DOT11_BA_CTL_POLICY_MASK 0x0001 /* ack policy mask */
195 #define DOT11_BA_CTL_NUMMSDU_MASK 0x0FC0 /* num msdu in bitmap mask */
198 #define DOT11_BA_CTL_TID_MASK 0xF000 /* tid mask */
366 #define DOT11_EXT_CH_MASK 0x03 /* extension channel mask */
682 #define WME_QI_AP_APSD_MASK 0x80 /* U-APSD Supported mask */
684 #define WME_QI_AP_COUNT_MASK 0x0f /* Parameter set count mask */
688 #define WME_QI_STA_MAXSPLEN_MASK 0x60 /* Max Service Period Length mask */
690 #define WME_QI_STA_APSD_ALL_MASK 0xf /* APSD all AC bits mask */
692 #define WME_QI_STA_APSD_BE_MASK 0x8 /* APSD AC_BE mask */
694 #define WME_QI_STA_APSD_BK_MASK 0x4 /* APSD AC_BK mask */
1713 uint8 mask; member in struct:dot11_tclas_fc_hdr
1738 uint8 mask; member in struct:dot11_tclas_fc_0_eth
1749 uint8 mask; member in struct:dot11_tclas_fc_1_ipv4
1765 uint8 mask; member in struct:dot11_tclas_fc_2_8021q
1774 uint8 mask; member in struct:dot11_tclas_fc_3_filter
1788 uint8 mask; member in struct:dot11_tclas_fc_4_ipv6
1804 uint8 mask; member in struct:dot11_tclas_fc_5_8021d
[all...]
/hardware/intel/common/libmix/mix_audio/src/
H A Dmixaudio.c242 guint32 mask = (guint32)ll; local
243 g_log_handler = g_log_set_handler(G_LOG_DOMAIN, 0xffffffff, mix_audio_log, (gpointer)mask);
257 // Log message based on a mask.
259 // mask is a bit mask specifying the message to print. The lsb (0) is "ERROR" and graduating increasing
264 guint32 mask = (guint32)user_data & ((G_LOG_LEVEL_MASK & log_level) >> 2); local
269 // convert bit mask back to index.
270 index = ffs(mask) - 1;
/hardware/intel/common/libmix/mix_vbp/viddec_fw/fw/parser/
H A Dutils.c70 uint32_t mask = 0, bytes_left = n; local
72 mask = c & 0xFF;
73 mask |= (mask << 8);
74 mask |= (mask << 16);
83 data |= (mask >> (32 - (8*trail)));
91 *ptr32 = mask;
98 data |= (mask << (32 - (8*bytes_left)));
200 void update_ctrl_reg(uint8_t enable, uint32_t mask) argument
[all...]
/hardware/intel/common/libwsbm/src/
H A Dwsbm_manager.c148 uint32_t hash, uint64_t flags, uint64_t mask)
166 node->set_flags = flags & mask;
167 node->clr_flags = (~flags) & mask;
178 wsbmHashFunc(uint8_t * key, uint32_t len, uint32_t mask) argument
192 return hash & mask;
1060 uint64_t mask, int *itemLoc,
1086 cur = validateListAddNode(list, buf, hash, flags, mask);
1092 uint64_t set_flags = flags & mask;
1093 uint64_t clr_flags = (~flags) & mask;
1124 uint64_t flags, uint64_t mask, in
147 validateListAddNode(struct _ValidateList *list, void *item, uint32_t hash, uint64_t flags, uint64_t mask) argument
1059 wsbmAddValidateItem(struct _ValidateList *list, void *buf, uint64_t flags, uint64_t mask, int *itemLoc, struct _ValidateNode **pnode, int *newItem) argument
1122 wsbmBOAddListItem(struct _WsbmBufferList *list, struct _WsbmBufferObject *buf, uint64_t flags, uint64_t mask, int *itemLoc, struct _ValidateNode **node) argument
[all...]
/hardware/intel/common/wrs_omxil_core/core/src/
H A Dintel_m4v_config_parser.cpp31 static const uint32 mask[33] = variable
645 *pulOutData = (pStream->bitBuf >> (32 - bitPos)) & mask[(uint16)ucNBits];
713 *pulOutData = (pStream->bitBuf >> (32 - pStream->bitPos)) & mask[(uint16)ucNBits];
/hardware/intel/img/hwcomposer/merrifield/common/planes/
H A DDisplayPlaneManager.cpp109 int DisplayPlaneManager::getPlane(uint32_t& mask) argument
111 if (!mask)
116 if (bit & mask) {
117 mask &= ~bit;
125 void DisplayPlaneManager::putPlane(int index, uint32_t& mask) argument
132 if (bit & mask) {
137 mask |= bit;
140 int DisplayPlaneManager::getPlane(uint32_t& mask, int index) argument
142 if (!mask || index < 0 || index > mTotalPlaneCount)
146 if (bit & mask) {
[all...]
/hardware/intel/img/hwcomposer/moorefield_hdmi/common/planes/
H A DDisplayPlaneManager.cpp109 int DisplayPlaneManager::getPlane(uint32_t& mask) argument
111 if (!mask)
116 if (bit & mask) {
117 mask &= ~bit;
125 void DisplayPlaneManager::putPlane(int index, uint32_t& mask) argument
132 if (bit & mask) {
137 mask |= bit;
140 int DisplayPlaneManager::getPlane(uint32_t& mask, int index) argument
142 if (!mask || index < 0 || index > mTotalPlaneCount)
146 if (bit & mask) {
[all...]
/hardware/intel/img/psb_video/src/mrst/
H A Dlnc_cmdbuf.c250 * "mask" determines which bits of the target DWORD will be updated with the so
257 uint32_t mask,
277 new_val = (background & ~mask) | (new_val & mask);
286 reloc->mask = mask;
350 uint64_t mask = PSB_GPU_ACCESS_MASK; local
366 req->set_flags = (PSB_GPU_ACCESS_READ | PSB_GPU_ACCESS_WRITE) & mask;
367 req->clear_flags = (~(PSB_GPU_ACCESS_READ | PSB_GPU_ACCESS_WRITE)) & mask;
253 lnc_cmdbuf_add_relocation(lnc_cmdbuf_p cmdbuf, uint32_t *addr_in_dst_buffer, psb_buffer_p ref_buffer, uint32_t buf_offset, uint32_t mask, uint32_t background, uint32_t align_shift, uint32_t dst_buffer, uint32_t *start_of_dst_buffer) argument
/hardware/intel/img/psb_video/src/
H A Dpnw_cmdbuf.c259 * "mask" determines which bits of the target DWORD will be updated with the so
266 uint32_t mask,
286 new_val = (background & ~mask) | (new_val & mask);
295 reloc->mask = mask;
408 uint64_t mask = PSB_GPU_ACCESS_MASK; local
424 req->set_flags = (PSB_GPU_ACCESS_READ | PSB_GPU_ACCESS_WRITE) & mask;
425 req->clear_flags = (~(PSB_GPU_ACCESS_READ | PSB_GPU_ACCESS_WRITE)) & mask;
262 pnw_cmdbuf_add_relocation(pnw_cmdbuf_p cmdbuf, uint32_t *addr_in_dst_buffer, psb_buffer_p ref_buffer, uint32_t buf_offset, uint32_t mask, uint32_t background, uint32_t align_shift, uint32_t dst_buffer, uint32_t *start_of_dst_buffer) argument
H A Dpsb_cmdbuf.c317 * "mask" determines which bits of the target DWORD will be updated with the so
324 uint32_t mask,
354 new_val = (background & ~mask) | (new_val & mask);
360 reloc->mask = mask;
436 uint64_t mask = PSB_GPU_ACCESS_MASK; local
452 req->set_flags = (PSB_GPU_ACCESS_READ | PSB_GPU_ACCESS_WRITE) & mask;
453 req->clear_flags = (~(PSB_GPU_ACCESS_READ | PSB_GPU_ACCESS_WRITE)) & mask;
320 psb_cmdbuf_add_relocation(psb_cmdbuf_p cmdbuf, uint32_t *addr_in_cmdbuf, psb_buffer_p ref_buffer, uint32_t buf_offset, uint32_t mask, uint32_t background, uint32_t align_shift, uint32_t dst_buffer) argument
H A Dpsb_overlay.c278 i830_swidth(unsigned int offset, unsigned int width, unsigned int mask, int shift) argument
280 int swidth = ((offset + width + mask) >> shift) - (offset >> shift);
421 unsigned int mask, shift, offsety, offsetu; local
529 mask = 0x3f;
542 swidthy = i830_swidth(offsety, width, mask, shift);
543 swidthuv = i830_swidth(offsetu, width / 2, mask, shift);
550 swidthy = i830_swidth(offsety, width, mask, shift);
551 swidthuv = i830_swidth(offsetu, width / 2, mask, shift);
559 swidth = ((offsety + (width << 1) + mask) >> shift) -
H A Dtng_cmdbuf.c322 * "mask" determines which bits of the target DWORD will be updated with the so
329 IMG_UINT32 mask,
349 new_val = (background & ~mask) | (new_val & mask);
358 reloc->mask = mask;
554 uint64_t mask = PSB_GPU_ACCESS_MASK; local
571 req->set_flags = (PSB_GPU_ACCESS_READ | PSB_GPU_ACCESS_WRITE) & mask;
572 req->clear_flags = (~(PSB_GPU_ACCESS_READ | PSB_GPU_ACCESS_WRITE)) & mask;
325 tng_cmdbuf_add_relocation(tng_cmdbuf_p cmdbuf, IMG_UINT32 *addr_in_dst_buffer, psb_buffer_p ref_buffer, IMG_UINT32 buf_offset, IMG_UINT32 mask, IMG_UINT32 background, IMG_UINT32 align_shift, IMG_UINT32 dst_buffer, IMG_UINT32 *start_of_dst_buffer) argument
H A Dvsp_cmdbuf.c201 * "mask" determines which bits of the target DWORD will be updated with the so
208 uint32_t mask,
228 new_val = (background & ~mask) | (new_val & mask);
237 reloc->mask = mask;
300 uint64_t mask = PSB_GPU_ACCESS_MASK; local
315 req->set_flags = (PSB_GPU_ACCESS_READ | PSB_GPU_ACCESS_WRITE) & mask;
316 req->clear_flags = (~(PSB_GPU_ACCESS_READ | PSB_GPU_ACCESS_WRITE)) & mask;
204 vsp_cmdbuf_add_relocation(vsp_cmdbuf_p cmdbuf, uint32_t *addr_in_dst_buffer, psb_buffer_p ref_buffer, uint32_t buf_offset, uint32_t mask, uint32_t background, uint32_t align_shift, uint32_t dst_buffer, uint32_t *start_of_dst_buffer) argument
/hardware/intel/img/psb_video/src/x11/
H A Dpsb_x11.c94 static uint32_t mask2shift(uint32_t mask) argument
97 while ((mask & 0x1) == 0) {
98 mask = mask >> 1;
/hardware/interfaces/audio/core/2.0/vts/functional/
H A DAudioPrimaryHidlHalTest.cpp354 * As the only parameter changing are channel mask and sample rate,
670 TEST_IO_STREAM(GetChannelMask, "Check that the stream channel mask == the one it was opened with",
730 TEST_IO_STREAM(SupportedChannelMask, "Check that the stream channel mask is declared as supported",
771 AudioChannelMask mask; local
774 stream->getAudioProperties(returnIn(sampleRateHz, mask, format));
777 // channel mask
779 EXPECT_EQ(expectedConfig.channelMask, mask);
/hardware/interfaces/audio/core/4.0/vts/functional/
H A DAudioPrimaryHidlHalTest.cpp387 * As the only parameter changing are channel mask and sample rate,
740 TEST_IO_STREAM(GetChannelMask, "Check that the stream channel mask == the one it was opened with",
818 TEST_IO_STREAM(SupportedChannelMask, "Check that the stream channel mask is declared as supported",
861 hidl_bitfield<AudioChannelMask> mask; local
864 stream->getAudioProperties(returnIn(sampleRateHz, mask, format));
867 // channel mask
869 EXPECT_EQ(expectedConfig.channelMask, mask);
/hardware/interfaces/audio/core/all-versions/default/include/core/all-versions/default/
H A DStream.impl.h155 Return<Result> Stream::setChannelMask(AudioChannelBitfield mask) { argument
156 return setParam(AudioParameter::keyChannels, static_cast<int>(mask));
H A DStreamIn.impl.h208 Return<Result> StreamIn::setChannelMask(AudioChannelBitfield mask) { argument
209 return mStreamCommon->setChannelMask(mask);
H A DStreamOut.impl.h211 Return<Result> StreamOut::setChannelMask(AudioChannelBitfield mask) { argument
212 return mStreamCommon->setChannelMask(mask);
/hardware/interfaces/audio/effect/all-versions/default/include/effect/all-versions/default/
H A DVirtualizerEffect.impl.h41 speakerAngles[i].mask = AudioChannelBitfield(*halAngles++);
189 Return<void> VirtualizerEffect::getVirtualSpeakerAngles(AudioChannelBitfield mask, argument
193 audio_channel_count_from_out_mask(static_cast<audio_channel_mask_t>(mask));
196 static_cast<audio_channel_mask_t>(mask),
/hardware/interfaces/automotive/evs/1.0/vts/functional/
H A DFormatConvert.cpp28 unsigned mask = alignment - 1; local
29 return (value + mask) & ~mask;
/hardware/invensense/6515/libsensors_iio/software/core/mllite/
H A Ddata_builder.c780 * @param[in] mask Mask to select axis to apply bias set.
782 void inv_set_accel_bias_mask(const long *bias, int accuracy, int mask) argument
785 if (mask & 1){
788 if (mask & 2){
791 if (mask & 4){
929 * Get factory accel bias mask
931 * Accel bias mask
/hardware/invensense/6515/libsensors_iio/software/simple_apps/devnode_parser/
H A Diio_utils.h65 * @mask: a bit mask for the raw output
78 uint64_t mask; member in struct:iio_channel_info
89 * @mask: output a bit mask for the raw data
99 uint64_t *mask,
167 *mask = ~0;
169 *mask = (1 << *bits_used) - 1;
409 &current->mask,
95 iioutils_get_type(unsigned *is_signed, unsigned *bytes, unsigned *bits_used, unsigned *shift, uint64_t *mask, unsigned *be, const char *device_dir, const char *name, const char *generic_name) argument

Completed in 688 milliseconds

12345678