/external/mesa3d/src/gallium/drivers/nouveau/codegen/ |
H A D | nv50_ir_emit_gk110.cpp | 969 uint32_t op2, op1; local 975 op1 = 0xc10; 979 op1 = 0xc30; 983 op1 = 0xc28; 988 op1 = 0; 991 emitForm_21(i, op2, op1); 1069 uint16_t op1, op2; local 1073 case TYPE_F32: op2 = 0x1d8; op1 = 0xb58; break; 1074 case TYPE_F64: op2 = 0x1c0; op1 = 0xb40; break; 1077 op1 [all...] |
/external/elfutils/src/ |
H A D | readelf.c | 5071 uint64_t op1; local 5082 get_uleb128 (op1, readp, endp); 5083 op1 += vma_base; 5084 printf (" set_loc %" PRIu64 "\n", op1 * code_align); 5096 op1 = read_2ubyte_unaligned_inc (dbg, readp); 5098 op1, pc += op1 * code_align); 5103 op1 = read_4ubyte_unaligned_inc (dbg, readp); 5105 op1, pc += op1 * code_alig [all...] |
/external/tensorflow/tensorflow/python/framework/ |
H A D | ops_test.py | 221 op1 = test_ops.float_output(name="myop1").op 222 float_t, = op1.values() 231 self.assertProtoEquals("op:'FloatOutput' name:'myop1'", op1.node_def) 236 op1 = test_ops.float_output(name="myop1").op 237 self.assertEqual(1, len(op1.values())) 238 float1_t, = op1.values() 276 op1 = ops.Operation( 277 ops._NodeDef("RefOutputFloatOutput", "op1"), g, [], 279 g._add_op(op1) 280 self.assertProtoEquals("op:'RefOutputFloatOutput' name:'op1'", op [all...] |
/external/vixl/src/aarch64/ |
H A D | simulator-aarch64.h | 1909 uint16_t PolynomialMult(uint8_t op1, uint8_t op2) const; 3009 T FPAdd(T op1, T op2); 3012 T FPDiv(T op1, T op2); 3027 T FPMul(T op1, T op2); 3030 T FPMulx(T op1, T op2); 3033 T FPMulAdd(T a, T op1, T op2); 3039 T FPSub(T op1, T op2); 3042 T FPRecipStepFused(T op1, T op2); 3045 T FPRSqrtStepFused(T op1, T op2); 3148 T FPProcessNaNs(T op1, [all...] |
/external/tensorflow/tensorflow/compiler/xla/tests/ |
H A D | broadcast_simple_test.cc | 405 HloOpcode op1; member in struct:xla::__anon25721::R2ImplicitBroadcastSpec 488 // Test r2 op1 r2_implicit_1 op2 r2_implicit_2 520 ComputationDataHandle op1 = local 521 BuildBinOp(spec.op1, r2_implicit_parameter1, r2_parameter, &builder); 523 BuildBinOp(spec.op2, op1, r2_implicit_parameter2, &builder); 533 float tmp = ApplyOpToFloats(spec.op1, v1, v2);
|
/external/valgrind/VEX/priv/ |
H A D | host_s390_isel.c | 2342 HReg op1, op2, op3, dst; local 2347 op1 = s390_isel_float_expr(env, expr->Iex.Qop.details->arg4); 2349 addInstr(env, s390_insn_move(size, dst, op1)); 2693 /* We use non-virtual registers as pairs with (f9, f11) as op1, 2743 HReg op1 = s390_isel_int_expr(env, left); local 2751 addInstr(env, s390_insn_dfp128_reround(16, f13, f15, op1, f12, f14, 2811 /* op1 -> (f9,f11) */ 3419 s390_opnd_RMI op1, op2; local 3421 op1 = s390_isel_int_expr_RMI(env, arg1); 3423 addInstr(env, s390_insn_unop(4, op, reg1, op1)); 3450 HReg op1; local 3467 HReg op1; local 3483 HReg op1; local 3862 HReg op1 = s390_isel_int_expr(env, cas->expdLo); /* expected value */ local [all...] |
/external/tensorflow/tensorflow/contrib/lite/toco/tflite/ |
H A D | operator_test.cc | 42 BaseOperator* op1 = by_name->at(name).get(); local 43 CHECK(op1->type() == type) << "while verifying '" << name << "'."; 51 return *op1;
|
/external/v8/src/s390/ |
H A D | assembler-s390.h | 574 uint32_t op1 = opcode >> 4; 577 getfield<uint32_t, 4, 0, 8>(op1) | getfield<uint32_t, 4, 8, 12>(f1) | 582 uint32_t op1 = opcode >> 8; 585 getfield<uint64_t, 6, 0, 8>(op1) | getfield<uint64_t, 6, 8, 12>(f1) | 591 uint32_t op1 = opcode >> 8; 594 getfield<uint64_t, 6, 0, 8>(op1) | getfield<uint64_t, 6, 8, 12>(f1) | 601 uint32_t op1 = opcode >> 8; 604 getfield<uint64_t, 6, 0, 8>(op1) | getfield<uint64_t, 6, 8, 12>(f1) | 621 uint32_t op1 = opcode >> 4; 624 getfield<uint64_t, 6, 0, 8>(op1) | getfiel [all...] |
/external/tensorflow/tensorflow/python/kernel_tests/ |
H A D | segment_reduction_ops_test.py | 49 def _segmentReduce(self, indices, x, op1, op2=None, num_segments=None, 60 if (output[index] is not None) and op1 == np.max: 62 output[index][j] = op1([output[index][j], x_flat[i][j]]) 64 output[index] = op1(output[index], x_flat[i]) 459 op1, 463 segment_indices, x[indices], op1, op2, num_segments=num_segments)
|
/external/one-true-awk/ |
H A D | proto.h | 78 extern Node *op1(int, Node *);
|
/external/python/cpython2/Lib/test/ |
H A D | test_turtle.py | 171 op1 = Vec2D(*first) 174 result = lambda_operator(op1, op2)
|
/external/python/cpython2/Tools/scripts/ |
H A D | pindent.py | 449 def error_both(op1, op2): 450 sys.stderr.write('Error: You can not specify both '+op1+' and -'+op2[0]+' at the same time\n')
|
/external/python/cpython3/Lib/test/ |
H A D | test_turtle.py | 174 op1 = Vec2D(*first) 177 result = lambda_operator(op1, op2)
|
/external/python/cpython3/Tools/scripts/ |
H A D | pindent.py | 447 def error_both(op1, op2): 448 sys.stderr.write('Error: You can not specify both '+op1+' and -'+op2[0]+' at the same time\n')
|
/external/libdrm/freedreno/kgsl/ |
H A D | msm_kgsl.h | 381 unsigned int op1; member in struct:kgsl_cff_user_event
|
/external/libxaac/decoder/armv7/ |
H A D | ixheaacd_function_selector_arm_non_neon.c | 90 (WORD32 op1, WORD32 op2) = &ixheaacd_divide16_pos_armv7;
|
/external/libxaac/decoder/ |
H A D | ixheaacd_ps_dec.c | 71 static PLATFORM_INLINE WORD16 ixheaacd_shl16_saturate(WORD16 op1, argument 76 temp = (WORD32)(op1 << shift); 209 WORD32 ixheaacd_divide16_pos_dec(WORD32 op1, WORD32 op2) { argument 215 u = (op1 << nrm);
|
/external/mesa3d/src/compiler/glsl/ |
H A D | opt_algebraic.cpp | 70 int op1, 229 int op1, 234 ir2->operands[op2] = ir1->operands[op1]; 235 ir1->operands[op1] = temp; 915 /* Operands are op0 * op1 + op2. */ 228 reassociate_operands(ir_expression *ir1, int op1, ir_expression *ir2, int op2) argument
|
H A D | lower_instructions.cpp | 49 * Breaks an ir_binop_sub expression down to add(op0, neg(op1)) 54 * want to recognize add(op0, neg(op1)) or the other way around to 59 * Breaks an ir_binop_div expression down to op0 * (rcp(op1)). 85 * Breaks an ir_binop_mod expression down to (op0 - op1 * floor(op0 / op1)) 89 * opportunity to do things like constant fold the (1.0 / op1) easily. 91 * Note: before we used to implement this as op1 * fract(op / op1) but this 205 /* New expression for the 1.0 / op1 */ 211 /* op0 / op1 227 ir_rvalue *op0, *op1; local [all...] |
/external/mesa3d/src/mesa/main/ |
H A D | atifragshader.c | 405 GLuint op1 = curProg->Instructions[j][i].Opcode[1]; local 407 const char *op1_enum = op1 > 5 ? _mesa_enum_to_string(op1) : "0"; 411 op1, op1_enum, count1);
|
/external/vixl/src/ |
H A D | utils-vixl.h | 352 inline double FusedMultiplyAdd(double op1, double op2, double a) { argument 353 return fma(op1, op2, a); 357 inline float FusedMultiplyAdd(float op1, float op2, float a) { argument 358 return fmaf(op1, op2, a);
|
/external/pdfium/third_party/libtiff/ |
H A D | tif_getimage.c | 1208 #define UNROLL8(w, op1, op2) { \ 1211 op1; \ 1215 op1; \ 1219 #define UNROLL4(w, op1, op2) { \ 1222 op1; \ 1226 op1; \ 1230 #define UNROLL2(w, op1, op2) { \ 1233 op1; \ 1237 op1; \
|
/external/libvpx/libvpx/vpx_dsp/arm/ |
H A D | loopfilter_16_neon.asm | 68 vst1.u8 {d25}, [r8@64], r1 ; store op1 85 vst1.u8 {d19}, [r8@64], r1 ; store op1 102 vst1.u8 {d18}, [r8@64], r1 ; store op1 491 vqadd.s8 d25, d25, d29 ; op1 = clamp(ps1 + filter) 599 vaddw.u8 q15, d6 ; op1 += p1 600 vaddw.u8 q15, d13 ; op1 += q5 608 vbif d18, d19, d17 ; op1 |= t_op1 & ~(f2 & f & m)
|
/external/pcre/dist2/src/sljit/ |
H A D | sljitNativeTILEGX_64.c | 744 static sljit_s32 push_4_buffer(struct sljit_compiler *compiler, tilegx_mnemonic opc, int op0, int op1, int op2, int op3, int line) argument 753 inst_buf[inst_buf_index].operand_value[1] = op1; 756 inst_buf[inst_buf_index].input_registers = 1L << op1; 764 static sljit_s32 push_3_buffer(struct sljit_compiler *compiler, tilegx_mnemonic opc, int op0, int op1, int op2, int line) argument 773 inst_buf[inst_buf_index].operand_value[1] = op1; 779 inst_buf[inst_buf_index].input_registers = (1L << op0) | (1L << op1); 783 inst_buf[inst_buf_index].input_registers = 1L << op1; 784 inst_buf[inst_buf_index].output_registers = (1L << op0) | (1L << op1); 800 inst_buf[inst_buf_index].input_registers = (1L << op1) | (1L << op2); 812 inst_buf[inst_buf_index].input_registers = 1L << op1; 825 push_2_buffer(struct sljit_compiler *compiler, tilegx_mnemonic opc, int op0, int op1, int line) argument [all...] |
/external/pdfium/core/fxcodec/codec/ |
H A D | ccodec_tiffmodule.cpp | 96 int _TIFFIfMultiplicationOverflow(tmsize_t op1, tmsize_t op2) { argument 97 return op1 > std::numeric_limits<tmsize_t>::max() / op2;
|