Searched refs:reg (Results 251 - 275 of 1462) sorted by relevance

<<11121314151617181920>>

/external/mesa3d/src/gallium/drivers/svga/
H A Dsvga_link.c102 unsigned reg = 0; local
117 if (reg & 1 << linkage->input_map[i]) {
120 reg |= 1 << linkage->input_map[i];
/external/syslinux/gpxe/src/core/
H A Di82365.c120 static u_char i365_get(u_short sock, u_short reg) argument
127 reg = I365_REG(pccsock[sock].internalid, reg);
128 outb(reg, port); val = inb(port+1);
134 static void i365_set(u_short sock, u_short reg, u_char data) argument
140 u_char val = I365_REG(pccsock[sock].internalid, reg);
164 void i365_bset(u_short sock, u_short reg, u_char mask) { argument
165 u_char d = i365_get(sock, reg);
167 i365_set(sock, reg, d);
170 void i365_bclr(u_short sock, u_short reg, u_cha argument
[all...]
/external/syslinux/gpxe/src/drivers/net/
H A Dr8169.h91 #define RTL_W8(reg, val8) writeb ((val8), ioaddr + (reg))
92 #define RTL_W16(reg, val16) writew ((val16), ioaddr + (reg))
93 #define RTL_W32(reg, val32) writel ((val32), ioaddr + (reg))
94 #define RTL_R8(reg) readb (ioaddr + (reg))
95 #define RTL_R16(reg) readw (ioaddr + (reg))
[all...]
/external/aac/libMpegTPDec/src/
H A Dtpdec_drm.h143 * \brief Ends CRC region identified by reg
147 * \param reg CRC regions ID returned by drmRead_CrcStartReg()
151 void drmRead_CrcEndReg(HANDLE_DRM pDrm, HANDLE_FDK_BITSTREAM hBs, int reg);
/external/capstone/arch/Sparc/
H A DSparcInstPrinter.c53 static void Sparc_add_reg(MCInst *MI, unsigned int reg) argument
57 MI->flat_insn->detail->sparc.operands[MI->flat_insn->detail->sparc.op_count].reg = reg;
88 insn->detail->sparc.operands[0].mem.base = (uint8_t)insn->detail->sparc.operands[0].reg;
168 unsigned reg; local
172 reg = MCOperand_getReg(MO);
173 printRegName(O, reg);
174 reg = Sparc_map_register(reg);
179 MI->flat_insn->detail->sparc.operands[MI->flat_insn->detail->sparc.op_count].mem.index = (uint8_t)reg;
449 Sparc_addReg(MCInst *MI, int reg) argument
[all...]
/external/google-breakpad/src/third_party/libdisasm/
H A Dia32_reg.h38 void ia32_handle_register( x86_reg_t *reg, size_t id );
/external/libunwind/src/x86/
H A DGget_save_loc.c29 unw_get_save_loc (unw_cursor_t *cursor, int reg, unw_save_loc_t *sloc) argument
36 switch (reg)
69 loc = x86_scratch_loc (c, reg);
105 loc = x86_scratch_loc (c, reg);
/external/linux-kselftest/tools/testing/selftests/powerpc/pmu/ebb/
H A Dtrace.c87 int trace_log_reg(struct trace_buffer *tb, u64 reg, u64 value) argument
92 e = trace_alloc_entry(tb, sizeof(reg) + sizeof(value));
98 *p++ = reg;
173 static char *trace_decode_reg(int reg) argument
175 switch (reg) {
202 u64 *p, *reg, *value; local
206 reg = p++;
209 name = trace_decode_reg(*reg);
213 printf("register %lld = 0x%016llx\n", *reg, *value);
H A Dtrace.h33 int trace_log_reg(struct trace_buffer *tb, u64 reg, u64 value);
/external/llvm/lib/CodeGen/
H A DCalcSpillWeights.cpp45 // Return the preferred allocation register for reg, given a COPY instruction.
46 static unsigned copyHint(const MachineInstr *mi, unsigned reg, argument
50 if (mi->getOperand(0).getReg() == reg) {
66 const TargetRegisterClass *rc = mri.getRegClass(reg);
72 // reg:sub should match the physreg hreg.
81 unsigned Reg = LI.reg;
146 bool noHint = mri.getRegAllocationHint(li.reg).first != 0;
152 I = mri.reg_instr_begin(li.reg), E = mri.reg_instr_end();
172 std::tie(reads, writes) = mi->readsWritesVirtualRegister(li.reg);
185 unsigned hint = copyHint(mi, li.reg, tr
[all...]
H A DLiveRegMatrix.cpp98 DEBUG(dbgs() << "assigning " << PrintReg(VirtReg.reg, TRI)
100 assert(!VRM->hasPhys(VirtReg.reg) && "Duplicate VirtReg assignment");
101 VRM->assignVirt2Phys(VirtReg.reg, PhysReg);
115 unsigned PhysReg = VRM->getPhys(VirtReg.reg);
116 DEBUG(dbgs() << "unassigning " << PrintReg(VirtReg.reg, TRI)
118 VRM->clearVirt(VirtReg.reg);
144 if (RegMaskVirtReg != VirtReg.reg || RegMaskTag != UserTag) {
145 RegMaskVirtReg = VirtReg.reg;
161 CoalescerPair CP(VirtReg.reg, PhysReg, *TRI);
/external/llvm/lib/Target/AMDGPU/
H A DR600RegisterInfo.h32 unsigned getHWRegChan(unsigned reg) const;
/external/mesa3d/src/mesa/drivers/dri/i965/
H A Dbrw_curbe.c116 GLuint reg = 0; local
120 reg = 0;
121 brw->curbe.wm_start = reg;
122 brw->curbe.wm_size = nr_fp_regs; reg += nr_fp_regs;
123 brw->curbe.clip_start = reg;
124 brw->curbe.clip_size = nr_clip_regs; reg += nr_clip_regs;
125 brw->curbe.vs_start = reg;
126 brw->curbe.vs_size = nr_vp_regs; reg += nr_vp_regs;
127 brw->curbe.total_size = reg;
H A Dbrw_fs_reg_allocate.cpp36 assign_reg(unsigned *reg_hw_locations, fs_reg *reg) argument
38 if (reg->file == VGRF) {
39 reg->nr = reg_hw_locations[reg->nr] + reg->offset / REG_SIZE;
40 reg->offset %= REG_SIZE;
83 /* For IVB+, we don't need the PLN hacks or the even-reg alignment in
160 int reg = 0; local
207 pairs_base_reg = reg;
213 ra_class_add_reg(regs, classes[i], reg);
477 int reg = inst->dst.nr & ~BRW_MRF_COMPR4; local
618 int reg = compiler->fs_reg_sets[rsi].class_to_ra_reg_range[size] - 1; local
658 int reg = choose_spill_reg(g); local
671 int reg = choose_spill_reg(g); local
691 int reg = ra_get_node_reg(g, i); local
[all...]
H A Dbrw_vec4_gs_nir.cpp36 dst_reg *reg; local
44 reg = &this->nir_system_values[SYSTEM_VALUE_INVOCATION_ID];
45 if (reg->file == BAD_FILE)
46 *reg = *this->make_reg_for_system_value(SYSTEM_VALUE_INVOCATION_ID);
80 /* Write to dst reg taking into account original writemask */
/external/python/cpython3/Modules/_blake2/impl/
H A Dblake2s-round.h22 #define TOF(reg) _mm_castsi128_ps((reg))
23 #define TOI(reg) _mm_castps_si128((reg))
/external/skia/samplecode/
H A DSampleBigBlur.cpp48 static SkViewRegister reg(MyFactory);
/external/skqp/gm/
H A DcopyTo4444.cpp54 static GMRegistry reg(MyFactory);
/external/skqp/samplecode/
H A DSampleBigBlur.cpp48 static SkViewRegister reg(MyFactory);
/external/swiftshader/third_party/LLVM/lib/Target/Alpha/
H A DAlphaRegisterInfo.h51 static std::string getPrettyName(unsigned reg);
/external/v8/src/regexp/arm64/
H A Dregexp-macro-assembler-arm64.h25 virtual void AdvanceRegister(int reg, int by);
72 virtual void IfRegisterGE(int reg, int comparand, Label* if_ge);
73 virtual void IfRegisterLT(int reg, int comparand, Label* if_lt);
74 virtual void IfRegisterEqPos(int reg, Label* if_eq);
86 virtual void ReadCurrentPositionFromRegister(int reg);
87 virtual void ReadStackPointerFromRegister(int reg);
91 virtual void WriteCurrentPositionToRegister(int reg, int cp_offset);
93 virtual void WriteStackPointerToRegister(int reg);
206 // Compares reg against immmediate before calling BranchOrBacktrack.
208 void CompareAndBranchOrBacktrack(Register reg,
[all...]
/external/v8/src/regexp/x64/
H A Dregexp-macro-assembler-x64.h24 virtual void AdvanceRegister(int reg, int by);
67 virtual void IfRegisterGE(int reg, int comparand, Label* if_ge);
68 virtual void IfRegisterLT(int reg, int comparand, Label* if_lt);
69 virtual void IfRegisterEqPos(int reg, Label* if_eq);
81 virtual void ReadCurrentPositionFromRegister(int reg);
82 virtual void ReadStackPointerFromRegister(int reg);
86 virtual void WriteCurrentPositionToRegister(int reg, int cp_offset);
88 virtual void WriteStackPointerToRegister(int reg);
250 inline void ReadPositionFromRegister(Register dst, int reg);
/external/valgrind/coregrind/m_gdbserver/
H A Dregcache.h57 struct reg *find_register_by_number (int n);
/external/pcre/dist2/src/sljit/
H A DsljitNativeARM_T2_32.c516 sljit_s32 reg; local
527 reg = (flags & ARG2_IMM) ? arg1 : arg2;
546 if (!(flags & KEEP_FLAGS) && IS_2_LO_REGS(reg, dst)) {
548 return push_inst16(compiler, ADDSI3 | IMM3(imm) | RD3(dst) | RN3(reg));
550 return push_inst16(compiler, SUBSI3 | IMM3(nimm) | RD3(dst) | RN3(reg));
551 if (reg == dst) {
560 return push_inst32(compiler, ADDWI | RD4(dst) | RN4(reg) | IMM12(imm));
562 return push_inst32(compiler, SUBWI | RD4(dst) | RN4(reg) | IMM12(nimm));
566 return push_inst32(compiler, ADD_WI | (flags & SET_FLAGS) | RD4(dst) | RN4(reg) | imm);
571 return push_inst32(compiler, ADCI | (flags & SET_FLAGS) | RD4(dst) | RN4(reg) | im
870 emit_set_delta(struct sljit_compiler *compiler, sljit_s32 dst, sljit_s32 reg, sljit_sw value) argument
891 getput_arg_fast(struct sljit_compiler *compiler, sljit_s32 flags, sljit_s32 reg, sljit_s32 arg, sljit_sw argw) argument
1002 getput_arg(struct sljit_compiler *compiler, sljit_s32 flags, sljit_s32 reg, sljit_s32 arg, sljit_sw argw, sljit_s32 next_arg, sljit_sw next_argw) argument
1110 emit_op_mem(struct sljit_compiler *compiler, sljit_s32 flags, sljit_s32 reg, sljit_s32 arg, sljit_sw argw) argument
1119 emit_op_mem2(struct sljit_compiler *compiler, sljit_s32 flags, sljit_s32 reg, sljit_s32 arg1, sljit_sw arg1w, sljit_s32 arg2, sljit_sw arg2w) argument
1526 sljit_get_register_index(sljit_s32 reg) argument
1532 sljit_get_float_register_index(sljit_s32 reg) argument
1565 emit_fop_mem(struct sljit_compiler *compiler, sljit_s32 flags, sljit_s32 reg, sljit_s32 arg, sljit_sw argw) argument
[all...]
/external/mesa3d/src/gallium/drivers/nouveau/codegen/
H A Dnv50_ir_ra.cpp60 bool assign(int32_t& reg, DataFile f, unsigned int size);
61 void release(DataFile f, int32_t reg, unsigned int size);
62 void occupy(DataFile f, int32_t reg, unsigned int size);
64 void occupyMask(DataFile f, int32_t reg, uint8_t mask);
65 bool isOccupied(DataFile f, int32_t reg, unsigned int size) const;
67 bool testOccupy(DataFile f, int32_t reg, unsigned int size);
85 return v->reg.data.id * MIN2(v->reg.size, 4);
89 return units(v->reg.file, idToBytes(v));
93 if (v->reg
167 assign(int32_t& reg, DataFile f, unsigned int size) argument
177 isOccupied(DataFile f, int32_t reg, unsigned int size) const argument
189 occupyMask(DataFile f, int32_t reg, uint8_t mask) argument
195 occupy(DataFile f, int32_t reg, unsigned int size) argument
212 testOccupy(DataFile f, int32_t reg, unsigned int size) argument
221 release(DataFile f, int32_t reg, unsigned int size) argument
752 int32_t reg; member in class:nv50_ir::GCRA::RIG_Node
926 Value *reg = reinterpret_cast<Value *>(it.get())->asLValue(); local
1884 unsigned int reg = regs.idToBytes(split->getSrc(0)); local
1898 unsigned int reg = regs.idToBytes(merge->getDef(0)); local
[all...]

Completed in 823 milliseconds

<<11121314151617181920>>