Searched refs:GetLane (Results 1 - 10 of 10) sorted by relevance
/external/gemmlowp/internal/ |
H A D | output_msa.h | 251 *dst->data(row + 0, col) = GetLane<0>(src.buf.reg[0]); 252 *dst->data(row + 1, col) = GetLane<1>(src.buf.reg[0]); 253 *dst->data(row + 2, col) = GetLane<2>(src.buf.reg[0]); 254 *dst->data(row + 3, col) = GetLane<3>(src.buf.reg[0]); 267 *dst->data(row + 0, col) = GetLane<0>(src.buf.reg[0]); 268 *dst->data(row + 1, col) = GetLane<1>(src.buf.reg[0]); 269 *dst->data(row + 2, col) = GetLane<2>(src.buf.reg[0]); 270 *dst->data(row + 3, col) = GetLane<3>(src.buf.reg[0]); 271 *dst->data(row + 4, col) = GetLane<0>(src.buf.reg[1]); 272 *dst->data(row + 5, col) = GetLane< [all...] |
H A D | output_sse.h | 189 *dst->data(row + 0, col) = GetLane<0>(src.buf.reg[0]); 190 *dst->data(row + 1, col) = GetLane<1>(src.buf.reg[0]); 191 *dst->data(row + 2, col) = GetLane<2>(src.buf.reg[0]); 192 *dst->data(row + 3, col) = GetLane<3>(src.buf.reg[0]); 205 *dst->data(row + 0, col) = GetLane<0>(src.buf.reg[0]); 206 *dst->data(row + 1, col) = GetLane<1>(src.buf.reg[0]); 207 *dst->data(row + 2, col) = GetLane<2>(src.buf.reg[0]); 208 *dst->data(row + 3, col) = GetLane<3>(src.buf.reg[0]); 209 *dst->data(row + 4, col) = GetLane<0>(src.buf.reg[1]); 210 *dst->data(row + 5, col) = GetLane< [all...] |
H A D | simd_wrappers_sse.h | 73 std::int32_t GetLane(Int32x4 value) { function in namespace:gemmlowp
|
H A D | simd_wrappers_msa.h | 97 std::int32_t GetLane(Int32x4 value) { function in namespace:gemmlowp
|
H A D | simd_wrappers_neon.h | 68 std::int32_t GetLane(Int32x4 value) { function in namespace:gemmlowp
|
/external/vixl/src/aarch64/ |
H A D | simulator-aarch64.h | 322 return GetLane<T>(0); 328 T GetLane(int lane) const { function in class:vixl::aarch64::SimRegisterBase 336 VIXL_DEPRECATED("GetLane", T Get(int lane) const) { 337 return GetLane(lane); 377 element = register_.GetLane<int8_t>(index); 380 element = register_.GetLane<int16_t>(index); 383 element = register_.GetLane<int32_t>(index); 386 element = register_.GetLane<int64_t>(index); 399 element = register_.GetLane<uint8_t>(index); 402 element = register_.GetLane<uint16_ [all...] |
H A D | simulator-aarch64.cc | 785 ? ReadVRegister(code).GetLane<float>(lane) 786 : ReadVRegister(code).GetLane<double>(lane);
|
/external/vixl/src/aarch32/ |
H A D | instructions-aarch32.h | 224 SRegister GetLane(uint32_t lane) const { 330 uint32_t GetLane() const { return lane_; } 359 if (lane.GetLane() == static_cast<uint32_t>(-1)) return os << "??]"; 360 return os << lane.GetLane() << "]";
|
H A D | assembler-aarch32.cc | 520 if ((lane.GetLane() & 7) != lane.GetLane()) { 523 SetEncodingValue(0x8 | lane.GetLane()); 526 if ((lane.GetLane() & 3) != lane.GetLane()) { 529 SetEncodingValue(0x1 | (lane.GetLane() << 1)); 532 if ((lane.GetLane() & 7) != lane.GetLane()) { 535 SetEncodingValue(0x18 | lane.GetLane()); 538 if ((lane.GetLane() [all...] |
H A D | disasm-aarch32.cc | 76 int GetLane() const { return lane_; } function in class:vixl::aarch32::DecodeNeon 14968 int lane = decode_neon.GetLane(); 15010 int lane = decode_neon.GetLane(); 15054 int lane = decode_neon.GetLane(); 15117 int lane = decode_neon.GetLane(); 15162 int lane = decode_neon.GetLane(); 15209 int lane = decode_neon.GetLane(); 15326 int lane = decode_neon.GetLane(); 15370 int lane = decode_neon.GetLane(); 15416 int lane = decode_neon.GetLane(); [all...] |
Completed in 2412 milliseconds