/sound/soc/jz4740/ |
H A D | qi_lb60.c | 28 struct snd_kcontrol *ctrl, int event) 27 qi_lb60_spk_event(struct snd_soc_dapm_widget *widget, struct snd_kcontrol *ctrl, int event) argument
|
H A D | jz4740-i2s.c | 112 uint32_t conf, ctrl; local 117 ctrl = jz4740_i2s_read(i2s, JZ_REG_AIC_CTRL); 118 ctrl |= JZ_AIC_CTRL_FLUSH; 119 jz4740_i2s_write(i2s, JZ_REG_AIC_CTRL, ctrl); 151 uint32_t ctrl; local 159 ctrl = jz4740_i2s_read(i2s, JZ_REG_AIC_CTRL); 165 ctrl |= mask; 170 ctrl &= ~mask; 176 jz4740_i2s_write(i2s, JZ_REG_AIC_CTRL, ctrl); 239 uint32_t ctrl; local [all...] |
/sound/oss/ |
H A D | pas2_midi.c | 42 unsigned char ctrl; local 65 ctrl = 0; 71 ctrl |= 0x04; /* Enable input */ 76 ctrl |= 0x08 | 0x10; /* Enable output */ 78 pas_write(ctrl, 0x178b);
|
/sound/soc/omap/ |
H A D | mcpdm.c | 90 int ctrl = omap_mcpdm_read(MCPDM_CTRL); local 93 ctrl |= SW_UP_RST; 95 ctrl &= ~SW_UP_RST; 97 omap_mcpdm_write(MCPDM_CTRL, ctrl); 102 int ctrl = omap_mcpdm_read(MCPDM_CTRL); local 105 ctrl |= SW_DN_RST; 107 ctrl &= ~SW_DN_RST; 109 omap_mcpdm_write(MCPDM_CTRL, ctrl); 118 int ctrl = omap_mcpdm_read(MCPDM_CTRL); local 121 ctrl | 134 int ctrl = omap_mcpdm_read(MCPDM_CTRL); local 151 int ctrl; local 191 int ctrl; local [all...] |
/sound/isa/gus/ |
H A D | gus_io.c | 448 int voice, ctrl; local 451 printk(KERN_INFO " -%i- GF1 voice ctrl, ramp ctrl = 0x%x, 0x%x\n", voice, ctrl = snd_gf1_i_read8(gus, 0), snd_gf1_i_read8(gus, 0x0d)); 453 printk(KERN_INFO " -%i- GF1 loop start, end = 0x%x (0x%x), 0x%x (0x%x)\n", voice, snd_gf1_i_read_addr(gus, 2, ctrl & 4), snd_gf1_i_read_addr(gus, 2, (ctrl & 4) ^ 4), snd_gf1_i_read_addr(gus, 4, ctrl & 4), snd_gf1_i_read_addr(gus, 4, (ctrl & 4) ^ 4)); 456 printk(KERN_INFO " -%i- GF1 position = 0x%x (0x%x)\n", voice, snd_gf1_i_read_addr(gus, 0x0a, ctrl & 4), snd_gf1_i_read_addr(gus, 0x0a, (ctrl [all...] |
H A D | interwave.c | 167 static void snd_interwave_i2c_setlines(struct snd_i2c_bus *bus, int ctrl, int data) argument 172 printk(KERN_DEBUG "i2c_setlines - 0x%lx <- %i,%i\n", port, ctrl, data); 174 outb((data << 1) | ctrl, port);
|
/sound/i2c/other/ |
H A D | tea575x-tuner.c | 285 struct v4l2_control *ctrl) 289 switch (ctrl->id) { 291 ctrl->value = tea->mute; 298 struct v4l2_control *ctrl) 302 switch (ctrl->id) { 304 if (tea->mute != ctrl->value) { 305 tea->mute = ctrl->value; 284 vidioc_g_ctrl(struct file *file, void *priv, struct v4l2_control *ctrl) argument 297 vidioc_s_ctrl(struct file *file, void *priv, struct v4l2_control *ctrl) argument
|
/sound/isa/cs423x/ |
H A D | cs4236.c | 131 struct pnp_dev *ctrl; member in struct:snd_card_cs4236 327 acard->ctrl = pnp_request_card_device(card, id->devs[1].id, NULL); 328 if (acard->ctrl == NULL) 341 if (acard->ctrl && cport[dev] > 0) { 342 if (snd_cs423x_pnp_init_ctrl(dev, acard->ctrl) < 0)
|
/sound/parisc/ |
H A D | harmony.c | 178 u32 ctrl; local 183 ctrl = (HARMONY_CNTL_C | 189 harmony_write(h, HARMONY_CNTL, ctrl);
|
/sound/pci/au88x0/ |
H A D | au88x0_a3d.c | 413 static void a3dsrc_SetA3DControlReg(a3dsrc_t * a, unsigned long ctrl) argument 416 hwwrite(vortex->mmio, A3D_SLICE_Control + ((a->slice) << 0xd), ctrl); 434 static void a3dsrc_GetA3DControlReg(a3dsrc_t * a, unsigned long *ctrl) 437 *ctrl = hwread(vortex->mmio, A3D_SLICE_Control + ((a->slice) << 0xd));
|
H A D | au88x0_core.c | 909 vortex_fifo_setwtctrl(vortex_t * vortex, int fifo, int ctrl, int priority, argument 932 temp = (temp & 0xfffffffd) | ((ctrl & 1) << 1); 1010 temp = (temp & 0xfffffffd) | ((ctrl & 1) << 1); 1021 temp = (temp & 0xfffffffd) | ((ctrl & 1) << 1);
|
/sound/mips/ |
H A D | hal2.c | 59 unsigned int ctrl; /* Current state of pbus->pbdma_ctrl */ member in struct:hal2_pbus 379 pbus->ctrl = HPC3_PDMACTRL_RT | HPC3_PDMACTRL_LD | 405 pbus->ctrl = HPC3_PDMACTRL_RT | HPC3_PDMACTRL_RCV | HPC3_PDMACTRL_LD | 426 pbus->pbus->pbdma_ctrl = pbus->ctrl | HPC3_PDMACTRL_ACT; 436 pbus->pbus->pbdma_ctrl = pbus->ctrl | HPC3_PDMACTRL_ACT;
|
/sound/ppc/ |
H A D | pmac.c | 807 int ctrl = in_le32(&chip->awacs->control); local 809 /*printk(KERN_DEBUG "pmac: control interrupt.. 0x%x\n", ctrl);*/ 810 if (ctrl & MASK_PORTCHG) { 815 if (ctrl & MASK_CNTLERR) { 821 out_le32(&chip->awacs->control, ctrl);
|
/sound/pci/ymfpci/ |
H A D | ymfpci_main.c | 2057 u16 ctrl; local 2069 ctrl = snd_ymfpci_readw(chip, YDSXGR_GLOBALCTRL); 2070 snd_ymfpci_writew(chip, YDSXGR_GLOBALCTRL, ctrl & ~0x0007); 2189 u16 ctrl; local 2205 ctrl = snd_ymfpci_readw(chip, YDSXGR_GLOBALCTRL); 2206 snd_ymfpci_writew(chip, YDSXGR_GLOBALCTRL, ctrl & ~0x0007);
|
/sound/pci/ |
H A D | ens1370.c | 396 unsigned int ctrl; /* control register */ member in struct:ensoniq 855 ensoniq->ctrl |= what; 857 ensoniq->ctrl &= ~what; 858 outl(ensoniq->ctrl, ES_REG(ensoniq, CONTROL)); 896 ensoniq->ctrl &= ~ES_DAC1_EN; 900 ensoniq->ctrl |= ES_1373_BYPASS_P1; 902 ensoniq->ctrl &= ~ES_1373_BYPASS_P1; 904 outl(ensoniq->ctrl, ES_REG(ensoniq, CONTROL)); 914 ensoniq->ctrl &= ~ES_1370_WTSRSELM; 916 case 5512: ensoniq->ctrl | 1565 unsigned int ctrl; local [all...] |
H A D | cmipci.c | 184 #define CM_LHBTOG 0x00000040 /* High/Low status from DMA ctrl register */ 466 unsigned int ctrl; /* FUNCTRL0 current value */ member in struct:cmipci 708 snd_cmipci_write(cm, CM_REG_FUNCTRL0, cm->ctrl | reset); 709 snd_cmipci_write(cm, CM_REG_FUNCTRL0, cm->ctrl & ~reset); 826 cm->ctrl &= ~val; 828 cm->ctrl |= val; 829 snd_cmipci_write(cm, CM_REG_FUNCTRL0, cm->ctrl); 830 //snd_printd("cmipci: functrl0 = %08x\n", cm->ctrl); 904 cm->ctrl |= chen; 906 snd_cmipci_write(cm, CM_REG_FUNCTRL0, cm->ctrl); [all...] |
/sound/sparc/ |
H A D | dbri.c | 127 __u8 ctrl[4]; /* Ctrl mode: Time slots 1-4 */ member in struct:cs4215 1315 * Pipe 20: Send timeslots 5-8 (part of ctrl data) 1361 mm->ctrl[0] = CS4215_RSRVD_1 | CS4215_MLB; 1362 mm->ctrl[1] = CS4215_DFR_ULAW | CS4215_FREQ[0].csval; 1363 mm->ctrl[2] = CS4215_XCLK | CS4215_BSEL_128 | CS4215_FREQ[0].xtal; 1364 mm->ctrl[3] = 0; 1425 * Pipe 20: Send timeslots 5-8 (part of ctrl data) 1532 dbri->mm.ctrl[0] &= ~CS4215_CLB; 1533 xmit_fixed(dbri, 17, *(int *)dbri->mm.ctrl); 1558 dbri->mm.ctrl[ [all...] |
/sound/pci/hda/ |
H A D | hda_codec.h | 941 unsigned char ctrl; /* current pin control value */ member in struct:hda_pincfg
|