26410c679865bcfcbe18422ca1eb472cf12ea82d |
|
04-Jul-2013 |
Maarten Lankhorst <maarten.lankhorst@canonical.com> |
drm/nvd7/gr: initial support Signed-off-by: Maarten Lankhorst <maarten.lankhorst@canonical.com> Signed-off-by: Ben Skeggs <bskeggs@redhat.com>
|
a32b2ffb82b5a386a13fde40dc131f853636dcf5 |
|
01-Jul-2013 |
Ben Skeggs <bskeggs@redhat.com> |
drm/nvc0-/gr: generate cs register lists from grctx data Signed-off-by: Ben Skeggs <bskeggs@redhat.com>
|
e99716f13d3a499f95a17e5442ef39270e4fc38b |
|
05-Jun-2013 |
Ben Skeggs <bskeggs@redhat.com> |
drm/gr/nvc0-: merge nvc0/nve0 ucode, and use cpp instead of m4 No code changes, proven by envyas producing identical binaries. Signed-off-by: Ben Skeggs <bskeggs@redhat.com>
|
cb1e06e0e3c3b10c99276a37b3b5884e7ec7f549 |
|
06-May-2013 |
Ben Skeggs <bskeggs@redhat.com> |
drm/nvf0/gr: initial register/context setup Signed-off-by: Ben Skeggs <bskeggs@redhat.com>
|
eca15296a9c2a5d5d7d8281a710ba4bd0c2e7cd3 |
|
19-Dec-2012 |
Ben Skeggs <bskeggs@redhat.com> |
drm/nve0/graph: fix fuc, and enable acceleration on all known chipsets Also adds GK106 to chipsets known by ucode. Signed-off-by: Ben Skeggs <bskeggs@redhat.com>
|
ec6566f3230474131f6bd6d1503a7eeeda4657b9 |
|
23-Aug-2012 |
Ben Skeggs <bskeggs@redhat.com> |
drm/nve0/gr: remove 0x404160 bashing from hub fuc Triggers PIBUS interrupts due to register not existing anymore, and as a result HUB_SET_CHAN times out. After this commit, our fuc loads and can accelerate at least fbcon, X, glxgears and OA on NVE4. NVE7 not tested as of yet. Signed-off-by: Ben Skeggs <bskeggs@redhat.com>
|
1978a2f280563427bb675b3197391745aef73424 |
|
23-Aug-2012 |
Ben Skeggs <bskeggs@redhat.com> |
drm/nve0/gr: initial fuc implementation, based on fermi's code Currently identical except the available chipset register lists. This will *not* currently work and is disabled by default because of this. May get merged again later, remains to be seen what further changes will be required. Signed-off-by: Ben Skeggs <bskeggs@redhat.com>
|