Searched defs:CMD0 (Results 1 - 2 of 2) sorted by relevance
| /drivers/video/backlight/ |
| H A D | tdo24m.c | 44 #define CMD0(x) ((0 << 30) | (x)) macro
51 CMD0(0x1), /* reset */
52 CMD0(0x0), /* nop */
53 CMD0(0x0), /* nop */
54 CMD0(0x0), /* nop */
59 CMD0(0x29), /* Display ON */
61 CMD0(0x11), /* Sleep out */
67 CMD0(0x28), /* Display OFF */
69 CMD0(0x10), /* Sleep in */
100 CMD0(
[all...] |
| /drivers/net/ethernet/amd/ |
| H A D | amd8111e.h | 41 Registers CMD0, CMD2, CMD3,CMD7 and INTEN0 uses a write access technique called command style access. It allows the write to selected bits of this register without altering the bits that are not selected. Command style registers are divided into 4 bytes that can be written independently. Higher order bit of each byte is the value bit that specifies the value that will be written into the selected bits of register.
57 #define CMD0 0x48 /* Command0 register */ macro
|
Completed in 89 milliseconds