/arch/m68k/include/asm/ |
H A D | mcfclk.h | 13 void (*disable)(struct clk *); member in struct:clk_ops
|
/arch/arm/mach-pxa/ |
H A D | clock.h | 6 void (*disable)(struct clk *); member in struct:clkops
|
/arch/arm/mach-sa1100/ |
H A D | clock.c | 21 void (*disable)(struct clk *); member in struct:clkops 84 clk->ops->disable(clk); 92 .disable = clk_gpio27_disable,
|
/arch/sh/include/asm/ |
H A D | perf_event.h | 14 void (*disable)(struct hw_perf_event *, int); member in struct:sh_pmu
|
H A D | hw_breakpoint.h | 34 void (*disable)(struct arch_hw_breakpoint *, int); member in struct:sh_ubc
|
/arch/arm/include/asm/ |
H A D | outercache.h | 31 void (*disable)(void); member in struct:outer_cache_fns 85 * needing to override the outer_cache.disable() method due to security. 95 * outer_disable - clean, invalidate and disable the outer cache
|
H A D | pmu.h | 90 void (*disable)(struct perf_event *event); member in struct:arm_pmu
|
/arch/arm/mach-mmp/ |
H A D | clock.h | 13 void (*disable)(struct clk *); member in struct:clkops
|
/arch/blackfin/mach-common/ |
H A D | clock.h | 11 int (*disable)(struct clk *clk); member in struct:clk_ops
|
/arch/mips/include/asm/ |
H A D | clock.h | 14 void (*disable) (struct clk *clk); member in struct:clk_ops
|
/arch/arm/include/asm/mach/ |
H A D | dma.h | 21 void (*disable)(unsigned int, dma_t *); /* mandatory */ member in struct:dma_ops
|
/arch/arm64/include/asm/ |
H A D | pmu.h | 50 void (*disable)(struct hw_perf_event *evt, int idx); member in struct:arm_pmu
|
/arch/blackfin/include/asm/ |
H A D | clocks.h | 58 int (*disable)(struct clk *clk); member in struct:clk_ops
|
/arch/mips/jz4740/ |
H A D | clock.h | 38 int (*disable)(struct clk *clk); member in struct:clk_ops
|
/arch/metag/kernel/perf/ |
H A D | perf_event.h | 63 * @disable: disable a counter 82 void (*disable)(struct hw_perf_event *evt, int idx); member in struct:metag_pmu
|
/arch/arm64/kernel/ |
H A D | debug-monitors.c | 58 * Allow root to disable self-hosted debug from userspace. 107 u32 mdscr, disable = 0; local 112 disable = ~DBG_MDSCR_MDE; 116 disable &= ~DBG_MDSCR_KDE; 118 if (disable) { 120 mdscr &= disable; 247 * ptrace will disable single step unless explicitly
|
/arch/mips/lantiq/ |
H A D | clk.h | 63 void (*disable) (struct clk *clk); member in struct:clk
|
/arch/c6x/platforms/ |
H A D | dscr.c | 18 * The configuration register may be used to enable (and disable in some 22 * will not be able to disable it. 60 * This describes a contiguous area of like control bits used to enable/disable 72 u8 disable; /* value used to disable device */ member in struct:devstate_ctl_reg 90 u8 disable; /* value indicating disabled state */ member in struct:devstate_stat_reg 188 * Drivers can use this interface to enable/disable SoC IP blocks. 222 ctl_val = ctl->disable << ctl_shift; 246 ctl_val = stat->disable; 448 * SoCs may provide controls to enable/disable individua [all...] |
/arch/x86/include/asm/ |
H A D | x86_init.h | 200 void (*disable)(void); member in struct:x86_io_apic_ops
|
/arch/arm/mach-omap1/ |
H A D | clock.h | 55 * @disable: fn ptr that enables the current clock in hardware 72 void (*disable)(struct clk *); member in struct:clkops 114 * @enable_bit: bitshift to write to enable/disable the clock (see @enable_reg)
|
/arch/powerpc/platforms/pseries/ |
H A D | cmm.c | 713 int disable = simple_strtoul(val, NULL, 10); local 715 if (disable != 0 && disable != 1) 718 if (disable && !cmm_disabled) { 723 } else if (!disable && cmm_disabled) { 729 cmm_disabled = disable; 733 module_param_call(disable, cmm_set_disable, param_get_uint, 735 MODULE_PARM_DESC(disable, "Disable CMM. Set to 1 to disable. "
|
/arch/arm/include/asm/hardware/ |
H A D | sa1111.h | 444 * enable/disable functions. 472 void (*disable)(void *, unsigned); member in struct:sa1111_platform_data
|
/arch/x86/kernel/cpu/ |
H A D | perf_event.h | 418 void (*disable)(struct perf_event *); member in struct:x86_pmu
|
/arch/mips/include/asm/octeon/ |
H A D | cvmx-l2c-defs.h | 115 uint64_t disable:1; member in struct:cvmx_l2c_big_ctl::cvmx_l2c_big_ctl_s 117 uint64_t disable:1;
|