/drivers/atm/ |
H A D | uPD98402.c | 104 unsigned char mode_reg; local 106 mode_reg = GET(MDR) & ~(uPD98402_MDR_TPLP | uPD98402_MDR_ALP | 112 mode_reg |= uPD98402_MDR_TPLP; 115 mode_reg |= uPD98402_MDR_ALP; 124 mode_reg |= uPD98402_MDR_RPLP; 129 PUT(mode_reg,MDR);
|
/drivers/clk/qcom/ |
H A D | clk-pll.h | 41 * @mode_reg: mode register 52 u32 mode_reg; member in struct:clk_pll
|
/drivers/clk/spear/ |
H A D | clk.h | 95 void __iomem *mode_reg; member in struct:clk_vco 125 unsigned long flags, void __iomem *mode_reg, void __iomem
|
H A D | clk-vco-pll.c | 202 mode = (readl_relaxed(vco->mode_reg) >> PLL_MODE_SHIFT) & PLL_MODE_MASK; 244 val = readl_relaxed(vco->mode_reg); 247 writel_relaxed(val, vco->mode_reg); 277 unsigned long flags, void __iomem *mode_reg, void __iomem 288 if (!vco_name || !pll_name || !parent_name || !mode_reg || !cfg_reg || 307 vco->mode_reg = mode_reg; 319 parent_name, 0, mode_reg, PLL_ENABLE, 0, lock); 275 clk_register_vco_pll(const char *vco_name, const char *pll_name, const char *vco_gate_name, const char *parent_name, unsigned long flags, void __iomem *mode_reg, void __iomem *cfg_reg, struct pll_rate_tbl *rtbl, u8 rtbl_cnt, spinlock_t *lock, struct clk **pll_clk, struct clk **vco_gate_clk) argument
|
/drivers/media/i2c/ |
H A D | lm3646.c | 67 * @mode_reg : mode register value 77 u8 mode_reg; member in struct:lm3646_flash 90 REG_ENABLE, flash->mode_reg | MODE_SHDN); 93 REG_ENABLE, flash->mode_reg | MODE_TORCH); 96 REG_ENABLE, flash->mode_reg | MODE_FLASH); 305 flash->mode_reg = reg_val & 0xfc;
|
H A D | msp3400-kthreads.c | 91 int mode_reg; member in struct:msp3400c_init_data_dem 238 msp_write_dem(client, 0x0083, data->mode_reg);
|
/drivers/gpu/drm/nouveau/dispnv04/ |
H A D | disp.h | 79 struct nv04_mode_state mode_reg; member in struct:nv04_display
|
/drivers/net/ethernet/ |
H A D | dnet.c | 178 u32 mode_reg, ctl_reg; local 184 mode_reg = dnet_readw_mac(bp, DNET_INTERNAL_MODE_REG); 204 mode_reg |= DNET_INTERNAL_MODE_GBITEN; 208 mode_reg &= ~DNET_INTERNAL_MODE_GBITEN; 223 mode_reg |= 226 mode_reg &= 239 dnet_writew_mac(bp, DNET_INTERNAL_MODE_REG, mode_reg);
|
/drivers/regulator/ |
H A D | ab8500.c | 57 * @mode_reg: mode register 78 u8 mode_reg; member in struct:ab8500_regulator_info 359 reg = info->mode_reg; 457 info->mode_bank, info->mode_reg, &val); 1153 .mode_reg = 0x54, 1174 .mode_reg = 0x54, 1686 .mode_reg = 0x83, 1707 .mode_reg = 0x83,
|
/drivers/dma/sh/ |
H A D | rcar-hpbdma.c | 108 void __iomem *mode_reg; member in struct:hpb_dmae_device 170 iowrite32(data, hpbdev->mode_reg); 175 return ioread32(hpbdev->mode_reg); 575 hpbdev->mode_reg = devm_ioremap_resource(&pdev->dev, mode); 576 if (IS_ERR(hpbdev->mode_reg)) 577 return PTR_ERR(hpbdev->mode_reg);
|
/drivers/mfd/ |
H A D | menelaus.c | 454 u8 mode_reg; member in struct:menelaus_vtg 483 ret = menelaus_write_reg(vtg->mode_reg, mode); 600 .mode_reg = MENELAUS_LDO_CTRL3, 629 .mode_reg = MENELAUS_LDO_CTRL4, 669 .mode_reg = MENELAUS_DCDC_CTRL2, 677 .mode_reg = MENELAUS_DCDC_CTRL3, 714 .mode_reg = MENELAUS_LDO_CTRL7, 744 .mode_reg = MENELAUS_LDO_CTRL6,
|
/drivers/mmc/host/ |
H A D | atmel-mci.c | 132 * @mode_reg: Value of the MR register. 155 * @lock also protects mode_reg and need_clock_update since these are 210 u32 mode_reg; member in struct:atmel_mci 761 atmci_writel(host, ATMCI_MR, host->mode_reg | ATMCI_MR_PDCFBYTE); 949 atmci_writel(host, ATMCI_MR, host->mode_reg | ATMCI_MR_PDCMODE); 1154 atmci_writel(host, ATMCI_MR, host->mode_reg); 1304 if (!host->mode_reg) { 1333 host->mode_reg = ATMCI_MR_CLKDIV(clkdiv >> 1) 1343 host->mode_reg = ATMCI_MR_CLKDIV(clkdiv); 1352 host->mode_reg | [all...] |
/drivers/scsi/ |
H A D | nsp32.c | 1453 unsigned char mode_reg; local 1470 mode_reg = nsp32_index_read1(base, CHIP_MODE); 1474 SPRINTF("Power Management: %s\n", (mode_reg & OPTF) ? "yes" : "no"); 1476 SPRINTF("OEM: %ld, %s\n", (mode_reg & (OEM0|OEM1)), nsp32_model[model]);
|
/drivers/tty/serial/ |
H A D | xilinx_uartps.c | 627 unsigned int ctrl_reg, mode_reg; local 692 mode_reg = cdns_uart_readl(CDNS_UART_MR_OFFSET); 732 cval |= mode_reg & 1;
|