Searched refs:tmp (Results 51 - 75 of 1689) sorted by relevance

1234567891011>>

/drivers/gpu/drm/radeon/
H A Dsi_smc.c115 u32 tmp = RREG32_SMC(SMC_SYSCON_RESET_CNTL); local
117 tmp &= ~RST_REG;
119 WREG32_SMC(SMC_SYSCON_RESET_CNTL, tmp);
124 u32 tmp; local
131 tmp = RREG32_SMC(SMC_SYSCON_RESET_CNTL);
132 tmp |= RST_REG;
133 WREG32_SMC(SMC_SYSCON_RESET_CNTL, tmp);
145 u32 tmp = RREG32_SMC(SMC_SYSCON_CLOCK_CNTL_0); local
147 tmp |= CK_DISABLE;
149 WREG32_SMC(SMC_SYSCON_CLOCK_CNTL_0, tmp);
154 u32 tmp = RREG32_SMC(SMC_SYSCON_CLOCK_CNTL_0); local
174 u32 tmp; local
195 u32 tmp; local
[all...]
H A Drs600.c115 u32 tmp = RREG32(AVIVO_D1GRPH_UPDATE + radeon_crtc->crtc_offset); local
119 tmp |= AVIVO_D1GRPH_UPDATE_LOCK;
120 WREG32(AVIVO_D1GRPH_UPDATE + radeon_crtc->crtc_offset, tmp);
137 tmp &= ~AVIVO_D1GRPH_UPDATE_LOCK;
138 WREG32(AVIVO_D1GRPH_UPDATE + radeon_crtc->crtc_offset, tmp);
157 u32 tmp = 0; local
177 tmp |= AVIVO_TMDS_BIT_DEPTH_CONTROL_SPATIAL_DITHER_EN;
179 tmp |= AVIVO_TMDS_BIT_DEPTH_CONTROL_TRUNCATE_EN;
184 tmp |= (AVIVO_TMDS_BIT_DEPTH_CONTROL_SPATIAL_DITHER_EN |
187 tmp |
219 u32 tmp, dyn_pwrmgt_sclk_length, dyn_sclk_vol_cntl; local
313 u32 tmp; local
331 u32 tmp; local
347 u32 tmp; local
370 u32 tmp; local
449 u32 status, tmp; local
513 uint32_t tmp; local
548 u32 tmp; local
612 u32 tmp; local
648 uint32_t tmp = 0; local
699 u32 tmp; local
[all...]
H A Dci_smc.c116 u32 tmp = RREG32_SMC(SMC_SYSCON_RESET_CNTL); local
118 tmp &= ~RST_REG;
119 WREG32_SMC(SMC_SYSCON_RESET_CNTL, tmp);
124 u32 tmp = RREG32_SMC(SMC_SYSCON_RESET_CNTL); local
126 tmp |= RST_REG;
127 WREG32_SMC(SMC_SYSCON_RESET_CNTL, tmp);
139 u32 tmp = RREG32_SMC(SMC_SYSCON_CLOCK_CNTL_0); local
141 tmp |= CK_DISABLE;
143 WREG32_SMC(SMC_SYSCON_CLOCK_CNTL_0, tmp);
148 u32 tmp local
168 u32 tmp; local
189 u32 tmp; local
[all...]
/drivers/isdn/i4l/
H A Disdn_x25iface.c86 ix25_pdata_t *tmp = kmalloc(sizeof(ix25_pdata_t), GFP_KERNEL); local
88 if (tmp) {
89 tmp->magic = ISDN_X25IFACE_MAGIC;
90 tmp->state = WAN_UNCONFIGURED;
93 spin_lock_init(&tmp->priv.lock);
94 tmp->priv.dops = NULL;
95 tmp->priv.net_dev = NULL;
96 tmp->priv.pops = &ix25_pops;
97 tmp->priv.flags = 0;
98 tmp
108 ix25_pdata_t *tmp; local
135 ix25_pdata_t *tmp; local
[all...]
/drivers/media/dvb-frontends/
H A Dec100.c94 u8 tmp, tmp2; local
123 tmp = 0xb7;
127 tmp = 0x00;
132 tmp = 0x49;
136 ret = ec100_write_reg(state, 0x1b, tmp);
181 u8 tmp; local
184 ret = ec100_read_reg(state, 0x42, &tmp);
188 if (tmp & 0x80) {
193 ret = ec100_read_reg(state, 0x01, &tmp);
197 if (tmp
217 u8 tmp, tmp2; local
249 u8 tmp; local
290 u8 tmp; local
[all...]
H A Dhd29l2.c104 u8 tmp; local
108 ret = hd29l2_rd_regs(priv, reg, &tmp, 1);
113 tmp &= ~mask;
114 val |= tmp;
124 u8 tmp; local
126 ret = hd29l2_rd_regs(priv, reg, &tmp, 1);
130 tmp &= mask;
137 *val = tmp >> i;
145 u8 tmp; local
147 ret = hd29l2_rd_reg(priv, 0x26, &tmp);
171 u8 tmp; local
250 u16 tmp; local
282 u16 tmp; local
341 u8 tmp, buf[3]; local
727 u8 tmp; local
799 u8 tmp; local
[all...]
/drivers/video/fbdev/mmp/hw/
H A Dmmp_ctrl.c46 u32 isr, imask, tmp; local
53 tmp = readl_relaxed(ctrl->reg_base + SPU_IRQ_ISR);
54 if (tmp & isr)
134 u32 tmp; local
136 tmp = readl_relaxed(ctrl_regs(path) + dma_ctrl(0, path->id));
137 tmp &= ~dma_mask(overlay_is_vid(overlay));
138 tmp |= fmt_to_reg(overlay, overlay->win.pix_fmt);
139 writel_relaxed(tmp, ctrl_regs(path) + dma_ctrl(0, path->id));
176 u32 tmp; local
180 tmp
189 u32 tmp; local
261 u32 total_x, total_y, vsync_ctrl, tmp, sclk_src, sclk_div, local
329 u32 tmp, irq_mask; local
352 u32 dma_ctrl1, mask, tmp, path_config; local
[all...]
/drivers/scsi/
H A Dsun3_NCR5380.c838 struct scsi_cmnd *tmp; local
919 for (tmp = (struct scsi_cmnd *)hostdata->issue_queue;
920 NEXT(tmp); tmp = NEXT(tmp))
922 LIST(cmd, tmp);
923 SET_NEXT(tmp, cmd);
961 struct scsi_cmnd *tmp, *prev; local
1004 for (tmp = (struct scsi_cmnd *) hostdata->issue_queue, prev = NULL;
1005 tmp
1327 unsigned char tmp[3], phase; local
1657 register unsigned char p = *phase, tmp; local
1772 unsigned char tmp, *msgptr, phase; local
1913 unsigned char phase, tmp, extended_msg[10], old_phase=0xff; local
2441 struct scsi_cmnd *tmp = NULL, *prev; local
2608 struct scsi_cmnd *tmp, **prev; local
[all...]
H A DNCR5380.c942 Scsi_Cmnd *tmp; local
995 for (tmp = (Scsi_Cmnd *) hostdata->issue_queue; tmp->host_scribble; tmp = (Scsi_Cmnd *) tmp->host_scribble);
996 LIST(cmd, tmp);
997 tmp->host_scribble = (unsigned char *) cmd;
1026 Scsi_Cmnd *tmp, *prev; local
1039 for (tmp = (Scsi_Cmnd *) hostdata->issue_queue, prev = NULL; tmp; pre
1285 unsigned char tmp[3], phase; local
1567 unsigned char p = *phase, tmp; local
1726 unsigned char *msgptr, phase, tmp; local
1802 unsigned char tmp; local
2088 unsigned char phase, tmp, extended_msg[10], old_phase = 0xff; local
2499 Scsi_Cmnd *tmp = NULL, *prev; local
2668 Scsi_Cmnd *tmp, **prev; local
[all...]
H A Datari_NCR5380.c889 Scsi_Cmnd *tmp; local
972 for (tmp = (Scsi_Cmnd *)hostdata->issue_queue;
973 NEXT(tmp); tmp = NEXT(tmp))
975 LIST(cmd, tmp);
976 SET_NEXT(tmp, cmd);
1013 Scsi_Cmnd *tmp, *prev; local
1056 for (tmp = (Scsi_Cmnd *) hostdata->issue_queue, prev = NULL;
1057 tmp
1386 unsigned char tmp[3], phase; local
1714 register unsigned char p = *phase, tmp; local
1831 unsigned char tmp, *msgptr, phase; local
1903 unsigned char tmp; local
1984 unsigned char phase, tmp, extended_msg[10], old_phase = 0xff; local
2477 Scsi_Cmnd *tmp = NULL, *prev; local
2623 Scsi_Cmnd *tmp, **prev; local
[all...]
/drivers/misc/
H A Dti_dac7512.c31 unsigned char tmp[2]; local
39 tmp[0] = val >> 8;
40 tmp[1] = val & 0xff;
41 spi_write(spi, tmp, sizeof(tmp));
/drivers/usb/host/
H A Dbcma-hcd.c62 u32 tmp; local
64 tmp = bcma_cpu_clock(&dev->bus->drv_mips);
65 if (tmp >= 480000000)
66 tmp = 0x1846b; /* set CDR to 0x11(fast) */
67 else if (tmp == 453000000)
68 tmp = 0x1046b; /* set CDR to 0x10(slow) */
70 tmp = 0;
75 if (tmp) {
79 bcma_write32(dev, 0x524, tmp);
93 u32 tmp; local
[all...]
/drivers/watchdog/
H A Dalim7101_wdt.c95 char tmp; local
99 pci_read_config_byte(alim7101_pmu, 0x92, &tmp);
101 ALI_7101_WDT, (tmp & ~ALI_WDT_ARM));
103 ALI_7101_WDT, (tmp | ALI_WDT_ARM));
106 ALI_7101_GPIO_O, &tmp);
108 ALI_7101_GPIO_O, tmp | 0x20);
110 ALI_7101_GPIO_O, tmp & ~0x20);
125 char tmp; local
127 pci_read_config_byte(alim7101_pmu, ALI_7101_WDT, &tmp);
130 ALI_7101_WDT, (tmp | ALI_WDT_AR
362 char tmp; local
[all...]
/drivers/mmc/host/
H A Dsdhci-pxav2.c62 u16 tmp = 0; local
69 tmp = readw(host->ioaddr + SD_CLOCK_BURST_SIZE_SETUP);
71 tmp &= ~(SDCLK_DELAY_MASK << SDCLK_DELAY_SHIFT);
72 tmp |= (pdata->clk_delay_cycles & SDCLK_DELAY_MASK)
74 tmp &= ~(SDCLK_SEL_MASK << SDCLK_SEL_SHIFT);
75 tmp |= (1 & SDCLK_SEL_MASK) << SDCLK_SEL_SHIFT;
77 writew(tmp, host->ioaddr + SD_CLOCK_BURST_SIZE_SETUP);
81 tmp = readw(host->ioaddr + SD_FIFO_PARAM);
82 tmp &= ~CLK_GATE_SETTING_BITS;
83 writew(tmp, hos
96 u16 tmp; local
[all...]
/drivers/gpu/drm/mgag200/
H A Dmgag200_mode.c166 u8 tmp; local
203 tmp = RREG8(MGAREG_CRTC_DATA);
204 if (tmp < 0xff)
205 WREG8(MGAREG_CRTC_DATA, tmp+1);
210 tmp = RREG8(DAC_DATA);
211 tmp |= MGA1064_PIX_CLK_CTL_CLK_DIS;
212 WREG8(DAC_DATA, tmp);
215 tmp = RREG8(DAC_DATA);
216 tmp |= MGA1064_REMHEADCTL_CLKDIS;
217 WREG8(DAC_DATA, tmp);
304 u8 tmp; local
399 u8 tmp; local
493 int tmp; local
592 u8 tmp; local
645 u8 tmp; local
1188 u8 tmp; local
1225 u8 tmp; local
[all...]
/drivers/cpufreq/
H A Dexynos5250-cpufreq.c85 unsigned int tmp; local
89 tmp = apll_freq_5250[div_index].clk_div_cpu0;
91 __raw_writel(tmp, cpufreq->cmu_regs + EXYNOS5_CLKDIV_CPU0);
98 tmp = apll_freq_5250[div_index].clk_div_cpu1;
100 __raw_writel(tmp, cpufreq->cmu_regs + EXYNOS5_CLKDIV_CPU1);
108 unsigned int tmp; local
116 tmp = (__raw_readl(cpufreq->cmu_regs + EXYNOS5_CLKMUX_STATCPU)
118 tmp &= 0x7;
119 } while (tmp != 0x2);
128 tmp
[all...]
/drivers/gpu/drm/
H A Ddrm_of.c20 struct drm_crtc *tmp; local
22 list_for_each_entry(tmp, &dev->mode_config.crtc_list, head) {
23 if (tmp->port == port)
/drivers/media/pci/ttpci/
H A Dttpci-eeprom.c52 u16 tmp = 0xffff; local
55 tmp = (tmp << 8) | ((tmp >> 8) ^ buf[i]);
56 tmp ^= (tmp >> 4) & 0x0f;
57 tmp ^= (tmp << 12) ^ ((tmp & 0xff) << 5);
59 tmp
[all...]
/drivers/ssb/
H A Ddriver_chipcommon.c47 u32 tmp; local
74 tmp = chipco_read32(cc, SSB_CHIPCO_SLOWCLKCTL);
75 tmp |= SSB_CHIPCO_SLOWCLKCTL_FSLOW;
76 chipco_write32(cc, SSB_CHIPCO_SLOWCLKCTL, tmp);
81 tmp = chipco_read32(cc, SSB_CHIPCO_SLOWCLKCTL);
82 tmp &= ~SSB_CHIPCO_SLOWCLKCTL_FSLOW;
83 tmp |= SSB_CHIPCO_SLOWCLKCTL_IPLL;
84 chipco_write32(cc, SSB_CHIPCO_SLOWCLKCTL, tmp);
94 tmp = chipco_read32(cc, SSB_CHIPCO_SLOWCLKCTL);
95 tmp
155 u32 tmp; local
263 unsigned int tmp; local
439 u32 tmp; local
[all...]
/drivers/video/fbdev/via/
H A Dvia_aux_sii164.c39 u8 tmp[len]; local
41 if (!via_aux_read(&drv, 0x00, tmp, len) || memcmp(id, tmp, len))
H A Dvia_aux_vt1632.c39 u8 tmp[len]; local
41 if (!via_aux_read(&drv, 0x00, tmp, len) || memcmp(id, tmp, len))
/drivers/gpu/drm/cirrus/
H A Dcirrus_mode.c109 u8 tmp; local
116 tmp = RREG8(CRT_DATA);
117 tmp &= 0xf2;
118 tmp |= (addr >> 16) & 0x01;
119 tmp |= (addr >> 15) & 0x0c;
120 WREG_CRT(0x1b, tmp);
122 tmp = RREG8(CRT_DATA);
123 tmp &= 0x7f;
124 tmp |= (addr >> 12) & 0x80;
125 WREG_CRT(0x1d, tmp);
201 int tmp; local
[all...]
/drivers/parisc/
H A Deisa_eeprom.c42 unsigned char *tmp; local
50 tmp = kmalloc(count, GFP_KERNEL);
51 if (tmp) {
53 tmp[i] = readb(eisa_eeprom_addr+(*ppos)++);
55 if (copy_to_user (buf, tmp, count))
59 kfree (tmp);
/drivers/message/i2o/
H A Ddevice.c229 struct i2o_device *i2o_dev, *tmp; local
253 tmp = i2o_iop_find_device(i2o_dev->iop, i2o_dev->lct_data.user_tid);
254 if (tmp && (tmp != i2o_dev)) {
256 &tmp->device.kobj, "user");
262 list_for_each_entry(tmp, &c->devices, list)
263 if ((tmp->lct_data.user_tid == i2o_dev->lct_data.tid)
264 && (tmp != i2o_dev)) {
265 rc = sysfs_create_link(&tmp->device.kobj,
272 tmp
329 struct i2o_device *tmp; local
360 struct i2o_device *dev, *tmp; local
[all...]
/drivers/pci/
H A Dremove.c65 struct pci_dev *child, *tmp; local
74 list_for_each_entry_safe_reverse(child, tmp,
85 struct pci_dev *child, *tmp; local
88 list_for_each_entry_safe(child, tmp,
128 struct pci_dev *child, *tmp; local
135 list_for_each_entry_safe_reverse(child, tmp,
145 struct pci_dev *child, *tmp; local
152 list_for_each_entry_safe(child, tmp,

Completed in 493 milliseconds

1234567891011>>