Searched refs:DMA1_X_COUNT (Results 1 - 14 of 14) sorted by relevance

/arch/blackfin/mach-bf533/include/mach/
H A DcdefBF532.h174 #define bfin_read_DMA1_X_COUNT() bfin_read16(DMA1_X_COUNT)
175 #define bfin_write_DMA1_X_COUNT(val) bfin_write16(DMA1_X_COUNT,val)
H A DdefBF532.h203 #define DMA1_X_COUNT 0xFFC00C50 /* DMA Channel 1 X Count Register */ macro
/arch/blackfin/mach-bf518/include/mach/
H A DcdefBF512.h410 #define bfin_read_DMA1_X_COUNT() bfin_read16(DMA1_X_COUNT)
411 #define bfin_write_DMA1_X_COUNT(val) bfin_write16(DMA1_X_COUNT, val)
H A DdefBF512.h238 #define DMA1_X_COUNT 0xFFC00C50 /* DMA Channel 1 X Count Register */ macro
/arch/blackfin/mach-bf527/include/mach/
H A DcdefBF522.h427 #define bfin_read_DMA1_X_COUNT() bfin_read16(DMA1_X_COUNT)
428 #define bfin_write_DMA1_X_COUNT(val) bfin_write16(DMA1_X_COUNT, val)
H A DdefBF522.h238 #define DMA1_X_COUNT 0xFFC00C50 /* DMA Channel 1 X Count Register */ macro
/arch/blackfin/mach-bf537/include/mach/
H A DdefBF534.h214 #define DMA1_X_COUNT 0xFFC00C50 /* DMA Channel 1 X Count Register */ macro
H A DcdefBF534.h389 #define bfin_read_DMA1_X_COUNT() bfin_read16(DMA1_X_COUNT)
390 #define bfin_write_DMA1_X_COUNT(val) bfin_write16(DMA1_X_COUNT,val)
/arch/blackfin/mach-bf538/include/mach/
H A DdefBF538.h215 #define DMA1_X_COUNT 0xFFC00C50 /* DMA Channel 1 X Count Register */ macro
H A DcdefBF538.h518 #define bfin_read_DMA1_X_COUNT() bfin_read16(DMA1_X_COUNT)
519 #define bfin_write_DMA1_X_COUNT(val) bfin_write16(DMA1_X_COUNT, val)
/arch/blackfin/mach-bf548/include/mach/
H A DdefBF54x_base.h226 #define DMA1_X_COUNT 0xffc00c50 /* DMA Channel 1 X Count Register */ macro
H A DcdefBF54x_base.h344 #define bfin_read_DMA1_X_COUNT() bfin_read16(DMA1_X_COUNT)
345 #define bfin_write_DMA1_X_COUNT(val) bfin_write16(DMA1_X_COUNT, val)
/arch/blackfin/mach-bf609/include/mach/
H A DcdefBF60x_base.h370 #define bfin_read_DMA1_X_COUNT() bfin_read32(DMA1_X_COUNT)
371 #define bfin_write_DMA1_X_COUNT(val) bfin_write32(DMA1_X_COUNT, val)
H A DdefBF60x_base.h1544 #define DMA1_X_COUNT 0xFFC4108C /* DMA1 Inner Loop Count Start Value */ macro

Completed in 212 milliseconds