Searched refs:DMA3_X_COUNT (Results 1 - 14 of 14) sorted by relevance

/arch/blackfin/mach-bf533/include/mach/
H A DcdefBF532.h228 #define bfin_read_DMA3_X_COUNT() bfin_read16(DMA3_X_COUNT)
229 #define bfin_write_DMA3_X_COUNT(val) bfin_write16(DMA3_X_COUNT,val)
H A DdefBF532.h231 #define DMA3_X_COUNT 0xFFC00CD0 /* DMA Channel 3 X Count Register */ macro
/arch/blackfin/mach-bf518/include/mach/
H A DcdefBF512.h464 #define bfin_read_DMA3_X_COUNT() bfin_read16(DMA3_X_COUNT)
465 #define bfin_write_DMA3_X_COUNT(val) bfin_write16(DMA3_X_COUNT, val)
H A DdefBF512.h266 #define DMA3_X_COUNT 0xFFC00CD0 /* DMA Channel 3 X Count Register */ macro
/arch/blackfin/mach-bf527/include/mach/
H A DcdefBF522.h481 #define bfin_read_DMA3_X_COUNT() bfin_read16(DMA3_X_COUNT)
482 #define bfin_write_DMA3_X_COUNT(val) bfin_write16(DMA3_X_COUNT, val)
H A DdefBF522.h266 #define DMA3_X_COUNT 0xFFC00CD0 /* DMA Channel 3 X Count Register */ macro
/arch/blackfin/mach-bf537/include/mach/
H A DdefBF534.h242 #define DMA3_X_COUNT 0xFFC00CD0 /* DMA Channel 3 X Count Register */ macro
H A DcdefBF534.h443 #define bfin_read_DMA3_X_COUNT() bfin_read16(DMA3_X_COUNT)
444 #define bfin_write_DMA3_X_COUNT(val) bfin_write16(DMA3_X_COUNT,val)
/arch/blackfin/mach-bf538/include/mach/
H A DdefBF538.h243 #define DMA3_X_COUNT 0xFFC00CD0 /* DMA Channel 3 X Count Register */ macro
H A DcdefBF538.h570 #define bfin_read_DMA3_X_COUNT() bfin_read16(DMA3_X_COUNT)
571 #define bfin_write_DMA3_X_COUNT(val) bfin_write16(DMA3_X_COUNT, val)
/arch/blackfin/mach-bf548/include/mach/
H A DdefBF54x_base.h258 #define DMA3_X_COUNT 0xffc00cd0 /* DMA Channel 3 X Count Register */ macro
H A DcdefBF54x_base.h402 #define bfin_read_DMA3_X_COUNT() bfin_read16(DMA3_X_COUNT)
403 #define bfin_write_DMA3_X_COUNT(val) bfin_write16(DMA3_X_COUNT, val)
/arch/blackfin/mach-bf609/include/mach/
H A DcdefBF60x_base.h444 #define bfin_read_DMA3_X_COUNT() bfin_read32(DMA3_X_COUNT)
445 #define bfin_write_DMA3_X_COUNT(val) bfin_write32(DMA3_X_COUNT, val)
H A DdefBF60x_base.h1586 #define DMA3_X_COUNT 0xFFC4118C /* DMA3 Inner Loop Count Start Value */ macro

Completed in 176 milliseconds