Searched refs:TBR (Results 1 - 9 of 9) sorted by relevance
| /arch/mn10300/kernel/ |
| H A D | entry.S | 286 mov (TBR),d0
290 mov d0,(sp) # save d0(TBR)
298 add 4,sp # no need to store TBR
315 add 4,sp # no need to store TBR
330 mov (sp),d0 # restore TBR to d0
350 mov (TBR),d0
|
| H A D | head.S | 91 mov d0,(TBR)
335 mov d0,(TBR)
|
| H A D | traps.c | 331 printk(KERN_EMERG "TBR: %08x\n", TBR);
|
| /arch/mn10300/mm/ |
| H A D | fault.c | 132 gdbstub_exception(regs, TBR & TBR_INT_CODE);
|
| /arch/mn10300/include/asm/ |
| H A D | cpu-regs.h | 133 #define TBR __SYSREG(0xc0000024, u32) /* Trap table base */ macro
|
| /arch/frv/kernel/ |
| H A D | entry-table.S | 37 # table, as indexed by the exception ID from the TBR.
|
| H A D | entry.S | 189 # TBR - kernel trap vector table
487 # GR20 - saved TBR
571 # multiplex again using old TBR as a guide
|
| H A D | head.S | 439 # point the TBR at the kernel trap table
|
| /arch/powerpc/xmon/ |
| H A D | ppc-opc.c | 496 /* The TBR field in an XFX form instruction. This is like the SPR macro
498 #define TBR SV + 1
502 #define TO TBR + 1
1488 /* The TBR field in an XFX instruction. This is just like SPR, but it
1489 is optional. When TBR is omitted, it must be inserted as 268 (the
3810 { "mftb", X(31,371), X_MASK, CLASSIC, { RT, TBR } },
|
Completed in 151 milliseconds