/drivers/staging/vt6655/ |
H A D | hostap.h | 43 #define WLAN_RATE_36M BIT9
|
H A D | 80211hdr.h | 46 #define BIT9 0x00000200 macro 162 #define WLAN_GET_FC_FROMDS(n) ((((unsigned short)(n) << 8) & (BIT9)) >> 9) 195 #define WLAN_GET_FC_FROMDS(n) ((((unsigned short)(n)) & (BIT9)) >> 9)
|
H A D | device_main.c | 2186 (Key_info & BIT8) && (Key_info & BIT9)) { //send 2/2 key
|
/drivers/net/wireless/rtlwifi/btcoexist/ |
H A D | halbt_precomp.h | 57 #define BIT9 0x00000200 macro
|
H A D | halbtcoutsrc.h | 110 #define ALGO_TRACE_SW_EXEC BIT9
|
H A D | halbtc8192e2ant.c | 3266 u16tmp |= BIT9;
|
/drivers/staging/rtl8188eu/hal/ |
H A D | odm_RTL8188E.c | 41 phy_set_bb_reg(adapter, ODM_REG_PIN_CTRL_11N, BIT9|BIT8, 0); 73 phy_set_bb_reg(adapter, ODM_REG_PIN_CTRL_11N, BIT9|BIT8, 0); 90 BIT10|BIT9|BIT8, 1); 129 phy_set_bb_reg(adapter, 0x870, BIT9|BIT8, 0); 138 phy_set_bb_reg(adapter, 0x858, BIT10|BIT9|BIT8, 1); 146 phy_set_bb_reg(adapter, 0x858, BIT10|BIT9|BIT8, 0);
|
H A D | odm.c | 440 pDM_Odm->bCckHighPower = (bool) phy_query_bb_reg(adapter, 0x824, BIT9);
|
/drivers/staging/rtl8188eu/include/ |
H A D | odm_debug.h | 69 #define ODM_COMP_RATE_ADAPTIVE BIT9
|
H A D | rtl8188e_spec.h | 35 #define BIT9 0x00000200 macro 560 #define RRSR_36M BIT9 633 #define IMR_CPWM2_88E BIT9 /* CPU power Mode exchange INT Status, Write 1 clear */ 662 #define IMR_TXFOVW_88E BIT9 /* Transmit FIFO Overflow */ 721 #define RCR_AICV BIT9 /* Accept ICV error packet */
|
H A D | osdep_service.h | 116 #define BIT9 0x00000200 macro
|
H A D | odm.h | 426 ODM_BB_RATE_ADAPTIVE = BIT9,
|
/drivers/staging/rtl8192e/rtl8192e/ |
H A D | r8192E_hw.h | 233 #define IMR_BDOK BIT9 254 #define TPPoll_StopBK BIT9 384 #define RRSR_36M BIT9
|
/drivers/scsi/ |
H A D | tmscsim.h | 183 #define BIT9 0x00000200 macro 216 #define SRB_XFERPAD BIT9
|
H A D | dc395x.h | 66 #define BIT9 0x00000200 macro
|
/drivers/staging/rtl8192e/ |
H A D | rtl819x_Qos.h | 33 #define BIT9 0x00000200 macro
|
/drivers/staging/rtl8192u/ieee80211/ |
H A D | rtl819x_Qos.h | 13 #define BIT9 0x00000200 macro
|
/drivers/staging/rtl8192u/ |
H A D | r8192U_hw.h | 316 #define RRSR_36M BIT9
|
H A D | r8192U.h | 57 #define BIT9 0x00000200 macro 105 #define COMP_POWER_TRACKING BIT9 /* 8190 TX Power Tracking */
|
/drivers/tty/ |
H A D | synclink.c | 564 #define MISCSTATUS_DSR_LATCHED BIT9 587 #define SICR_DSR_ACTIVE BIT9 589 #define SICR_DSR (BIT9|BIT8) 1598 usc_OutDmaReg( info, CDIR, BIT9 | BIT1 ); 1707 else if ( (DmaVector&(BIT10|BIT9)) == BIT10) 4770 RegValue |= BIT9; 4772 RegValue |= ( BIT12 | BIT10 | BIT9 ); 4845 RegValue |= BIT9 | BIT8; 4847 RegValue |= ( BIT12 | BIT10 | BIT9 | BIT8); 5016 case HDLC_ENCODING_BIPHASE_SPACE: RegValue |= BIT9; brea [all...] |
H A D | synclink_gt.c | 417 #define IRQ_RXIDLE BIT9 /* HDLC */ 418 #define IRQ_RXBREAK BIT9 /* async */ 4164 val |= BIT9; 4204 val |= BIT9; 4327 case HDLC_CRC_16_CCITT: val |= BIT9; break; 4328 case HDLC_CRC_32_CCITT: val |= BIT9 + BIT8; break; 4400 case HDLC_CRC_16_CCITT: val |= BIT9; break; 4401 case HDLC_CRC_32_CCITT: val |= BIT9 + BIT8; break; 5044 if (!(*(src+1) & (BIT9 + BIT8))) {
|
/drivers/net/wireless/rtlwifi/rtl8192de/ |
H A D | reg.h | 393 #define RRSR_36M BIT9
|
/drivers/char/pcmcia/ |
H A D | synclink_cs.c | 296 #define IRQ_TXREPEAT BIT9 // tx message repeat
|
/drivers/scsi/lpfc/ |
H A D | lpfc_hw4.h | 683 #define LPFC_SLI4_INTR9 BIT9
|