Searched refs:F_T3DBG (Results 1 - 3 of 3) sorted by relevance

/drivers/net/ethernet/chelsio/cxgb3/
H A Dcxgb3_main.c2830 adapter->slow_intr_mask |= F_T3DBG;
2831 t3_write_reg(adapter, A_PL_INT_CAUSE0, F_T3DBG);
2851 adapter->slow_intr_mask &= ~F_T3DBG;
H A Dt3_hw.c1479 #define PL_INTR_MASK (F_T3DBG | F_XGMAC0_0 | F_XGMAC0_1 | F_MC5A | F_PM1_TX | \
1931 if (cause & F_T3DBG)
H A Dregs.h1899 #define F_T3DBG V_T3DBG(1U) macro

Completed in 65 milliseconds