Searched refs:PCH_DREF_CONTROL (Results 1 - 3 of 3) sorted by relevance

/drivers/gpu/drm/i915/
H A Di915_ums.c111 dev_priv->regfile.savePCH_DREF_CONTROL = I915_READ(PCH_DREF_CONTROL);
370 I915_WRITE(PCH_DREF_CONTROL, dev_priv->regfile.savePCH_DREF_CONTROL);
H A Dintel_display.c1371 val = I915_READ(PCH_DREF_CONTROL);
6560 val = I915_READ(PCH_DREF_CONTROL);
6618 I915_WRITE(PCH_DREF_CONTROL, val);
6619 POSTING_READ(PCH_DREF_CONTROL);
6634 I915_WRITE(PCH_DREF_CONTROL, val);
6635 POSTING_READ(PCH_DREF_CONTROL);
6645 I915_WRITE(PCH_DREF_CONTROL, val);
6646 POSTING_READ(PCH_DREF_CONTROL);
6656 I915_WRITE(PCH_DREF_CONTROL, val);
6657 POSTING_READ(PCH_DREF_CONTROL);
[all...]
H A Di915_reg.h5007 #define PCH_DREF_CONTROL 0xC6200 macro

Completed in 148 milliseconds