Searched refs:hw_addr (Results 1 - 25 of 68) sorted by relevance

123

/drivers/net/wireless/iwlwifi/
H A Diwl-nvm-parse.c474 const u8 *hw_addr = (const u8 *)(nvm_sec + HW_ADDR); local
477 data->hw_addr[0] = hw_addr[1];
478 data->hw_addr[1] = hw_addr[0];
479 data->hw_addr[2] = hw_addr[3];
480 data->hw_addr[3] = hw_addr[2];
481 data->hw_addr[
491 const u8 *hw_addr; local
[all...]
H A Diwl-eeprom-parse.h71 u8 hw_addr[ETH_ALEN]; member in struct:iwl_nvm_data
/drivers/net/ethernet/intel/ixgb/
H A Dixgb_osdep.h49 writel((value), ((a)->hw_addr + IXGB_##reg)))
52 readl((a)->hw_addr + IXGB_##reg))
55 writel((value), ((a)->hw_addr + IXGB_##reg + ((offset) << 2))))
58 readl((a)->hw_addr + IXGB_##reg + ((offset) << 2)))
/drivers/net/ethernet/intel/fm10k/
H A Dfm10k_common.h26 #define FM10K_REMOVED(hw_addr) unlikely(!(hw_addr))
37 u32 __iomem *hw_addr = ACCESS_ONCE((hw)->hw_addr); \
38 if (!FM10K_REMOVED(hw_addr)) \
39 writel((val), &hw_addr[(reg)]); \
H A Dfm10k_pci.c53 if (FM10K_REMOVED(hw->hw_addr))
65 u32 __iomem *hw_addr = ACCESS_ONCE(hw->hw_addr); local
68 if (FM10K_REMOVED(hw_addr))
71 value = readl(&hw_addr[reg]);
72 if (!(~value) && (!reg || !(~readl(hw_addr)))) {
76 hw->hw_addr = NULL;
90 return FM10K_REMOVED(hw->hw_addr) ? -ENODEV : 0;
127 /* do nothing if device is still present or hw_addr is set */
128 if (netif_device_present(netdev) || interface->hw.hw_addr)
[all...]
/drivers/net/ethernet/intel/i40evf/
H A Di40e_osdep.h45 #define wr32(a, reg, value) writel((value), ((a)->hw_addr + (reg)))
46 #define rd32(a, reg) readl((a)->hw_addr + (reg))
48 #define wr64(a, reg, value) writeq((value), ((a)->hw_addr + (reg)))
49 #define rd64(a, reg) readq((a)->hw_addr + (reg))
50 #define i40e_flush(a) readl((a)->hw_addr + I40E_VFGEN_RSTAT)
/drivers/net/ethernet/intel/e1000/
H A De1000_osdep.h55 (readl(hw->hw_addr + ((hw->mac_type >= e1000_82543) \
59 (writel((value), (hw->hw_addr + ((hw->mac_type >= e1000_82543) \
63 writel((value), ((a)->hw_addr + \
68 readl((a)->hw_addr + \
76 writew((value), ((a)->hw_addr + \
81 readw((a)->hw_addr + \
86 writeb((value), ((a)->hw_addr + \
91 readb((a)->hw_addr + \
/drivers/net/ethernet/intel/i40e/
H A Di40e_osdep.h46 #define wr32(a, reg, value) writel((value), ((a)->hw_addr + (reg)))
47 #define rd32(a, reg) readl((a)->hw_addr + (reg))
49 #define wr64(a, reg, value) writeq((value), ((a)->hw_addr + (reg)))
50 #define rd64(a, reg) readq((a)->hw_addr + (reg))
51 #define i40e_flush(a) readl((a)->hw_addr + I40E_GLGEN_STAT)
/drivers/net/ethernet/atheros/atlx/
H A Datlx.c135 rctl = ioread32(hw->hw_addr + REG_MAC_CTRL);
144 iowrite32(rctl, hw->hw_addr + REG_MAC_CTRL);
147 iowrite32(0, hw->hw_addr + REG_RX_HASH_TABLE);
148 iowrite32(0, (hw->hw_addr + REG_RX_HASH_TABLE) + (1 << 2));
160 iowrite32(imr, adapter->hw.hw_addr + REG_IMR);
161 ioread32(adapter->hw.hw_addr + REG_IMR);
241 ctrl = ioread32(adapter->hw.hw_addr + REG_MAC_CTRL);
243 iowrite32(ctrl, adapter->hw.hw_addr + REG_MAC_CTRL);
H A Datl2.h52 ((a)->hw_addr + (reg))))
54 #define ATL2_WRITE_FLUSH(a) (ioread32((a)->hw_addr))
56 #define ATL2_READ_REG(a, reg) (ioread32((a)->hw_addr + (reg)))
59 ((a)->hw_addr + (reg))))
61 #define ATL2_READ_REGB(a, reg) (ioread8((a)->hw_addr + (reg)))
64 ((a)->hw_addr + (reg))))
66 #define ATL2_READ_REGW(a, reg) (ioread16((a)->hw_addr + (reg)))
69 (iowrite32((value), (((a)->hw_addr + (reg)) + ((offset) << 2))))
72 (ioread32(((a)->hw_addr + (reg)) + ((offset) << 2)))
383 u8 __iomem *hw_addr; member in struct:atl2_hw
[all...]
H A Datl1.c270 * iowrite32(0xffffffff, hw->hw_addr + REG_ISR);
279 iowrite32(MASTER_CTRL_SOFT_RST, hw->hw_addr + REG_MASTER_CTRL);
280 ioread32(hw->hw_addr + REG_MASTER_CTRL);
282 iowrite16(1, hw->hw_addr + REG_PHY_ENABLE);
283 ioread16(hw->hw_addr + REG_PHY_ENABLE);
290 icr = ioread32(hw->hw_addr + REG_IDLE_STATUS);
316 value = ioread32(hw->hw_addr + REG_SPI_FLASH_CTRL);
319 iowrite32(value, hw->hw_addr + REG_SPI_FLASH_CTRL);
322 value = ioread16(hw->hw_addr + REG_PCIE_CAP_LIST);
335 iowrite32(0, hw->hw_addr
[all...]
/drivers/net/ethernet/atheros/atl1c/
H A Datl1c.h368 u8 __iomem *hw_addr; /* inner register address */ member in struct:atl1c_hw
561 writel((value), ((a)->hw_addr + reg)))
564 readl((a)->hw_addr))
568 readl((a)->hw_addr + reg); \
569 *(u32 *)pdata = readl((a)->hw_addr + reg); \
571 *(u32 *)pdata = readl((a)->hw_addr + reg); \
576 writeb((value), ((a)->hw_addr + reg)))
579 readb((a)->hw_addr + reg))
582 writew((value), ((a)->hw_addr + reg)))
586 readw((a)->hw_addr
[all...]
/drivers/net/ethernet/intel/igbvf/
H A Dregs.h100 #define er32(reg) readl(hw->hw_addr + E1000_##reg)
101 #define ew32(reg, val) writel((val), hw->hw_addr + E1000_##reg)
103 readl(hw->hw_addr + E1000_##reg + (offset << 2))
105 writel((val), hw->hw_addr + E1000_##reg + (offset << 2))
H A Dvf.h242 u8 __iomem *hw_addr; member in struct:e1000_hw
/drivers/net/ethernet/micrel/
H A Dks8842.c163 void __iomem *hw_addr; member in struct:ks8842_adapter
180 iowrite32(1, adapter->hw_addr + REQ_TIMB_DMA_RESUME);
185 iowrite16(bank, adapter->hw_addr + REG_SELECT_BANK);
192 iowrite8(value, adapter->hw_addr + offset);
199 iowrite16(value, adapter->hw_addr + offset);
207 reg = ioread16(adapter->hw_addr + offset);
209 iowrite16(reg, adapter->hw_addr + offset);
217 reg = ioread16(adapter->hw_addr + offset);
219 iowrite16(reg, adapter->hw_addr + offset);
226 iowrite32(value, adapter->hw_addr
[all...]
H A Dks8851_mll.c388 * @hw_addr : start address of data register.
434 void __iomem *hw_addr; member in struct:ks_net
491 data = ioread16(ks->hw_addr);
507 return ioread16(ks->hw_addr);
523 iowrite16(value_write, ks->hw_addr);
538 iowrite16(value, ks->hw_addr);
552 *wptr++ = (u16)ioread16(ks->hw_addr);
566 iowrite16(*wptr++, ks->hw_addr);
760 ioread8(ks->hw_addr);
1558 ks->hw_addr
[all...]
/drivers/gpu/drm/via/
H A Dvia_dma.c85 uint32_t hw_addr = *(dev_priv->hw_addr_ptr) - agp_base; local
87 return ((hw_addr <= dev_priv->dma_low) ?
88 (dev_priv->dma_high + hw_addr - dev_priv->dma_low) :
89 (hw_addr - dev_priv->dma_low));
99 uint32_t hw_addr = *(dev_priv->hw_addr_ptr) - agp_base; local
101 return ((hw_addr <= dev_priv->dma_low) ?
102 (dev_priv->dma_low - hw_addr) :
103 (dev_priv->dma_wrap + dev_priv->dma_low - hw_addr));
114 uint32_t cur_addr, hw_addr, next_addr; local
122 hw_addr
[all...]
/drivers/net/ethernet/atheros/atl1e/
H A Datl1e.h315 u8 __iomem *hw_addr; /* inner register address */ member in struct:atl1e_hw
472 writel((value), ((a)->hw_addr + reg)))
475 readl((a)->hw_addr))
478 readl((a)->hw_addr + reg))
481 writeb((value), ((a)->hw_addr + reg)))
484 readb((a)->hw_addr + reg))
487 writew((value), ((a)->hw_addr + reg)))
490 readw((a)->hw_addr + reg))
493 writel((value), (((a)->hw_addr + reg) + ((offset) << 2))))
496 readl(((a)->hw_addr
[all...]
/drivers/net/ethernet/atheros/alx/
H A Dhw.h464 u8 __iomem *hw_addr; member in struct:alx_hw
516 writeb(val, hw->hw_addr + reg);
521 writew(val, hw->hw_addr + reg);
526 return readw(hw->hw_addr + reg);
531 writel(val, hw->hw_addr + reg);
536 return readl(hw->hw_addr + reg);
541 readl(hw->hw_addr);
/drivers/net/ethernet/intel/igb/
H A De1000_regs.h374 u8 __iomem *hw_addr = ACCESS_ONCE((hw)->hw_addr); \
375 if (!E1000_REMOVED(hw_addr)) \
376 writel((val), &hw_addr[(reg)]); \
387 (readl(hw->hw_addr + reg + ((offset) << 2)))
/drivers/net/ethernet/chelsio/cxgb4vf/
H A Dadapter.h468 * @hw_addr: the Ethernet address
474 u8 hw_addr[])
476 memcpy(adapter->port[pidx]->dev_addr, hw_addr, ETH_ALEN);
473 t4_os_set_hw_addr(struct adapter *adapter, int pidx, u8 hw_addr[]) argument
/drivers/net/ethernet/intel/ixgbevf/
H A Dvf.h127 u8 __iomem *hw_addr; member in struct:ixgbe_hw
180 u8 __iomem *reg_addr = ACCESS_ONCE(hw->hw_addr);
/drivers/net/ethernet/ti/
H A Ddavinci_cpdma.c85 u32 hw_addr; member in struct:cpdma_desc_pool
155 cpdma_desc_pool_create(struct device *dev, u32 phys, u32 hw_addr, argument
180 pool->hw_addr = hw_addr;
185 pool->hw_addr = pool->phys;
213 return pool->hw_addr + (__force long)desc - (__force long)pool->iomap;
219 return dma ? pool->iomap + dma - pool->hw_addr : NULL;
/drivers/net/wireless/ath/ath6kl/
H A Dmain.c1212 if (memcmp(ha->addr, mc_filter->hw_addr,
1226 mc_filter->hw_addr);
1228 vif->fw_vif_idx, mc_filter->hw_addr,
1232 mc_filter->hw_addr);
1246 if (memcmp(ha->addr, mc_filter->hw_addr,
1261 memcpy(mc_filter->hw_addr, ha->addr,
1266 mc_filter->hw_addr);
1268 vif->fw_vif_idx, mc_filter->hw_addr,
1272 mc_filter->hw_addr);
/drivers/net/ethernet/intel/ixgbe/
H A Dixgbe_common.h146 u8 __iomem *reg_addr = ACCESS_ONCE(hw->hw_addr);
165 u8 __iomem *reg_addr = ACCESS_ONCE(hw->hw_addr);

Completed in 1054 milliseconds

123