Searched refs:bar (Results 1 - 25 of 120) sorted by relevance

12345

/drivers/isdn/hardware/eicon/
H A Ddiva_pci.h8 unsigned long bar,
10 void divasa_unmap_pci_bar(void __iomem *bar);
15 int bar, void *pci_dev_handle);
H A Dos_4bri.c146 int bar, i; local
196 for (bar = 0; bar < 4; bar++) {
197 a->resources.pci.bar[bar] =
199 a->resources.pci.func, bar,
201 if (!a->resources.pci.bar[bar]
202 || (a->resources.pci.bar[ba
471 int bar; local
[all...]
H A Dos_pri.c83 a->xdi_adapter.sdram_bar = a->resources.pci.bar[0];
97 int bar = 0; local
122 for (bar = 0; bar < 5; bar++) {
123 a->resources.pci.bar[bar] =
125 a->resources.pci.func, bar,
127 if (!a->resources.pci.bar[bar]
262 int bar = 0; local
[all...]
H A Dos_bri.c77 int bar; local
93 for (bar = 0; bar < 3; bar++) {
94 a->resources.pci.bar[bar] =
96 a->resources.pci.func, bar,
98 if (!a->resources.pci.bar[bar]) {
99 DBG_ERR(("A: can't get BAR[%d]", bar))
[all...]
/drivers/gpu/drm/nouveau/core/subdev/bar/
H A Dgk20a.c23 #include <subdev/bar.h>
32 struct nouveau_bar *bar; local
39 bar = (struct nouveau_bar *)*pobject;
40 bar->iomap_uncached = true;
H A Dbase.c45 struct nouveau_bar *bar = (void *)engine; local
55 ret = bar->kmap(bar, mem, NV_MEM_ACCESS_RW, &barobj->vma);
62 nv_warn(bar, "PRAMIN ioremap failed\n");
72 struct nouveau_bar *bar = (void *)object->engine; local
77 bar->unmap(bar, &barobj->vma);
109 nouveau_bar_alloc(struct nouveau_bar *bar, struct nouveau_object *parent, argument
112 struct nouveau_object *engine = nv_object(bar);
126 struct nouveau_bar *bar; local
139 nouveau_bar_destroy(struct nouveau_bar *bar) argument
147 struct nouveau_bar *bar = (void *)object; local
[all...]
H A Dnvc0.c42 struct nvc0_bar_priv_vm bar[2]; member in struct:nvc0_bar_priv
46 nvc0_bar_kmap(struct nouveau_bar *bar, struct nouveau_mem *mem, argument
49 struct nvc0_bar_priv *priv = (void *)bar;
52 ret = nouveau_vm_get(priv->bar[0].vm, mem->size << 12, 12, flags, vma);
61 nvc0_bar_umap(struct nouveau_bar *bar, struct nouveau_mem *mem, argument
64 struct nvc0_bar_priv *priv = (void *)bar;
67 ret = nouveau_vm_get(priv->bar[1].vm, mem->size << 12,
77 nvc0_bar_unmap(struct nouveau_bar *bar, struct nouveau_vma *vma) argument
153 ret = nvc0_bar_init_vm(priv, &priv->bar[0], 3);
161 ret = nvc0_bar_init_vm(priv, &priv->bar[
[all...]
H A Dnv50.c46 nv50_bar_kmap(struct nouveau_bar *bar, struct nouveau_mem *mem, argument
49 struct nv50_bar_priv *priv = (void *)bar;
61 nv50_bar_umap(struct nouveau_bar *bar, struct nouveau_mem *mem, argument
64 struct nv50_bar_priv *priv = (void *)bar;
76 nv50_bar_unmap(struct nouveau_bar *bar, struct nouveau_vma *vma) argument
83 nv50_bar_flush(struct nouveau_bar *bar) argument
85 struct nv50_bar_priv *priv = (void *)bar;
95 nv84_bar_flush(struct nouveau_bar *bar) argument
97 struct nv50_bar_priv *priv = (void *)bar;
100 nv_wr32(bar,
[all...]
H A Dpriv.h4 #include <subdev/bar.h>
/drivers/gpu/drm/nouveau/core/core/
H A Dramht.c26 #include <subdev/bar.h>
47 struct nouveau_bar *bar = nouveau_bar(ramht); local
55 if (bar)
56 bar->flush(bar);
71 struct nouveau_bar *bar = nouveau_bar(ramht); local
74 if (bar)
75 bar->flush(bar);
H A Dgpuobj.c29 #include <subdev/bar.h>
62 struct nouveau_bar *bar = nouveau_bar(parent); local
94 if (bar && bar->alloc) {
98 if (!bar->alloc(bar, parent, node, &pargpu)) {
244 struct nouveau_bar *bar = nouveau_bar(gpuobj); local
247 if (bar && bar->umap) {
251 ret = bar
[all...]
/drivers/xen/xen-pciback/
H A Dconf_space_header.c91 struct pci_bar_info *bar = data; local
93 if (unlikely(!bar)) {
103 bar->which = 1;
107 if (tmpval != bar->val && value == bar->val) {
108 /* Allow restoration of bar value. */
109 pci_write_config_dword(dev, offset, bar->val);
111 bar->which = 0;
125 struct pci_bar_info *bar = data; local
127 if (unlikely(!bar)) {
153 struct pci_bar_info *bar = data; local
194 struct pci_bar_info *bar = kmalloc(sizeof(*bar), GFP_KERNEL); local
207 struct pci_bar_info *bar = kmalloc(sizeof(*bar), GFP_KERNEL); local
220 struct pci_bar_info *bar = data; local
[all...]
/drivers/scsi/pm8001/
H A Dpm8001_chips.h54 static inline u32 pm8001_cr32(struct pm8001_hba_info *pm8001_ha, u32 bar, argument
57 return readl(pm8001_ha->io_mem[bar].memvirtaddr + offset);
60 static inline void pm8001_cw32(struct pm8001_hba_info *pm8001_ha, u32 bar, argument
63 writel(val, pm8001_ha->io_mem[bar].memvirtaddr + addr);
/drivers/uio/
H A Duio_netx.c55 int bar; local
69 bar = 0;
73 bar = 0;
77 bar = 2;
82 info->mem[0].addr = pci_resource_start(dev, bar);
85 info->mem[0].internal_addr = ioremap(pci_resource_start(dev, bar),
86 pci_resource_len(dev, bar));
91 info->mem[0].size = pci_resource_len(dev, bar);
/drivers/vfio/pci/
H A Dvfio_pci_rdwr.c121 int bar = VFIO_PCI_OFFSET_TO_INDEX(*ppos); local
127 if (!pci_resource_start(pdev, bar))
130 end = pci_resource_len(pdev, bar);
137 if (bar == PCI_ROM_RESOURCE) {
147 } else if (!vdev->barmap[bar]) {
150 ret = pci_request_selected_regions(pdev, 1 << bar, "vfio");
154 io = pci_iomap(pdev, bar, 0);
156 pci_release_selected_regions(pdev, 1 << bar);
160 vdev->barmap[bar] = io;
162 io = vdev->barmap[bar];
[all...]
/drivers/gpu/drm/nouveau/core/subdev/instmem/
H A Dnv40.c54 int ret, bar, vs; local
61 /* map bar */
63 bar = 2;
65 bar = 3;
67 priv->iomem = ioremap(nv_device_resource_start(device, bar),
68 nv_device_resource_len(device, bar));
/drivers/gpu/drm/nouveau/core/engine/software/
H A Dnvc0.c29 #include <subdev/bar.h>
111 struct nouveau_bar *bar = nouveau_bar(priv); local
114 bar->flush(bar);
/drivers/infiniband/hw/usnic/
H A Dusnic_vnic.c29 struct vnic_dev_bar bar[PCI_NUM_RESOURCES]; member in struct:usnic_vnic
341 for (i = 0; i < ARRAY_SIZE(vnic->bar); i++) {
344 vnic->bar[i].len = pci_resource_len(pdev, i);
345 vnic->bar[i].vaddr = pci_iomap(pdev, i, vnic->bar[i].len);
346 if (!vnic->bar[i].vaddr) {
352 vnic->bar[i].bus_addr = pci_resource_start(pdev, i);
355 vnic->vdev = vnic_dev_register(NULL, pdev, pdev, vnic->bar,
356 ARRAY_SIZE(vnic->bar));
383 for (i = 0; i < ARRAY_SIZE(vnic->bar);
[all...]
/drivers/mfd/
H A Dcs5535-mfd.c139 int bar = cs5535_mfd_cells[i].id; local
140 struct resource *r = &cs5535_mfd_resources[bar];
143 r->start = pci_resource_start(pdev, bar);
144 r->end = pci_resource_end(pdev, bar);
/drivers/scsi/fnic/
H A Dvnic_resource.h55 u8 bar; member in struct:vnic_resource
/drivers/staging/comedi/drivers/
H A Damplc_dio200_pci.c352 unsigned int bar; local
369 bar = board->mainbar;
370 if (pci_resource_flags(pci_dev, bar) & IORESOURCE_MEM) {
371 dev->mmio = pci_ioremap_bar(pci_dev, bar);
378 dev->iobase = pci_resource_start(pci_dev, bar);
/drivers/uwb/
H A Dwhci.c96 int bar, err; local
104 bar = UWBCAPDATA_TO_BAR(capdata) << 1;
111 umc->bar = bar;
112 umc->resource.start = pci_resource_start(card->pci, bar)
117 umc->resource.flags = card->pci->resource[bar].flags;
118 umc->resource.parent = &card->pci->resource[bar];
/drivers/gpu/drm/nouveau/core/engine/fifo/
H A Dnv50.c32 #include <subdev/bar.h>
47 struct nouveau_bar *bar = nouveau_bar(priv); local
59 bar->flush(bar);
78 struct nouveau_bar *bar = nouveau_bar(parent); local
101 bar->flush(bar);
109 struct nouveau_bar *bar = nouveau_bar(parent); local
155 bar->flush(bar);
201 struct nouveau_bar *bar = nouveau_bar(parent); local
263 struct nouveau_bar *bar = nouveau_bar(parent); local
[all...]
/drivers/i2c/busses/
H A Di2c-pxa-pci.c20 static struct platform_device *add_i2c_device(struct pci_dev *dev, int bar) argument
33 res[0].start = pci_resource_start(dev, bar);
34 res[0].end = pci_resource_end(dev, bar);
63 dev_err(&dev->dev, "failed to match a DT node for bar %d.\n",
64 bar);
/drivers/net/ethernet/cisco/enic/
H A Dvnic_resource.h70 u8 bar; member in struct:vnic_resource

Completed in 5349 milliseconds

12345