Searched defs:offset (Results 1 - 25 of 1446) sorted by relevance

1234567891011>>

/drivers/crypto/amcc/
H A Dcrypto4xx_sa.c39 u32 offset; local
46 offset = cts.bf.key_size
57 return sizeof(struct dynamic_sa_ctl) + offset * 4;
62 u32 offset; local
69 offset = cts.bf.key_size
84 return sizeof(struct dynamic_sa_ctl) + offset * 4;
/drivers/usb/dwc3/
H A Dio.h44 static inline u32 dwc3_readl(void __iomem *base, u32 offset) argument
46 return readl(base + offset);
49 static inline void dwc3_writel(void __iomem *base, u32 offset, u32 value) argument
51 writel(value, base + offset);
/drivers/acpi/acpica/
H A Drslist.c68 u32 offset, u8 resource_index, void **context)
66 acpi_rs_convert_aml_to_resources(u8 * aml, u32 length, u32 offset, u8 resource_index, void **context) argument
/drivers/gpio/
H A Dgpio-sa1100.c16 static int sa1100_gpio_get(struct gpio_chip *chip, unsigned offset) argument
18 return GPLR & GPIO_GPIO(offset);
21 static void sa1100_gpio_set(struct gpio_chip *chip, unsigned offset, int value) argument
24 GPSR = GPIO_GPIO(offset);
26 GPCR = GPIO_GPIO(offset);
29 static int sa1100_direction_input(struct gpio_chip *chip, unsigned offset) argument
34 GPDR &= ~GPIO_GPIO(offset);
39 static int sa1100_direction_output(struct gpio_chip *chip, unsigned offset, int value) argument
44 sa1100_gpio_set(chip, offset, value);
45 GPDR |= GPIO_GPIO(offset);
50 sa1100_to_irq(struct gpio_chip *chip, unsigned offset) argument
[all...]
H A Dgpio-tps65910.c23 static int tps65910_gpio_get(struct gpio_chip *gc, unsigned offset) argument
28 tps65910->read(tps65910, TPS65910_GPIO0 + offset, 1, &val);
36 static void tps65910_gpio_set(struct gpio_chip *gc, unsigned offset, argument
42 tps65910_set_bits(tps65910, TPS65910_GPIO0 + offset,
45 tps65910_clear_bits(tps65910, TPS65910_GPIO0 + offset,
49 static int tps65910_gpio_output(struct gpio_chip *gc, unsigned offset, argument
55 tps65910_gpio_set(gc, offset, value);
57 return tps65910_set_bits(tps65910, TPS65910_GPIO0 + offset,
61 static int tps65910_gpio_input(struct gpio_chip *gc, unsigned offset) argument
65 return tps65910_clear_bits(tps65910, TPS65910_GPIO0 + offset,
[all...]
/drivers/gpu/drm/nouveau/
H A Dnouveau_mm.h34 u32 offset; member in struct:nouveau_mm_node
48 int nouveau_mm_init(struct nouveau_mm *, u32 offset, u32 length, u32 block);
H A Dnv50_cursor.c61 OUT_RING(evo, nv_crtc->cursor.offset >> 8);
118 nv50_cursor_set_offset(struct nouveau_crtc *nv_crtc, uint32_t offset) argument
121 if (offset == nv_crtc->cursor.offset)
124 nv_crtc->cursor.offset = offset;
H A Dnv04_cursor.c38 nv04_cursor_set_offset(struct nouveau_crtc *nv_crtc, uint32_t offset) argument
47 XLATE(offset, 17, NV_CIO_CRE_HCUR_ADDR0_ADR);
49 XLATE(offset, 11, NV_CIO_CRE_HCUR_ADDR1_ADR);
53 regp->CRTC[NV_CIO_CRE_HCUR_ADDR2_INDEX] = offset >> 24;
H A Dnv50_display.h42 u32 offset; member in struct:nv50_display_crtc::__anon593
/drivers/infiniband/core/
H A Dpacker.c39 static u64 value_read(int offset, int size, void *structure) argument
42 case 1: return *(u8 *) (structure + offset);
43 case 2: return be16_to_cpup((__be16 *) (structure + offset));
44 case 4: return be32_to_cpup((__be32 *) (structure + offset));
45 case 8: return be64_to_cpup((__be64 *) (structure + offset));
127 static void value_write(int offset, int size, u64 val, void *structure) argument
130 case 8: *( u8 *) (structure + offset) = val; break;
131 case 16: *(__be16 *) (structure + offset) = cpu_to_be16(val); break;
132 case 32: *(__be32 *) (structure + offset) = cpu_to_be32(val); break;
133 case 64: *(__be64 *) (structure + offset)
[all...]
/drivers/infiniband/hw/ehca/
H A Dhcp_phyp.h69 static inline u64 hipz_galpa_load(struct h_galpa galpa, u32 offset) argument
71 u64 addr = galpa.fw_handle + offset;
75 static inline void hipz_galpa_store(struct h_galpa galpa, u32 offset, u64 value) argument
77 u64 addr = galpa.fw_handle + offset;
/drivers/leds/
H A Dleds-net5501.c48 u16 offset; member in struct:soekris_board
79 unsigned char *model = rombase + boards[i].offset;
/drivers/mtd/tests/
H A Dmtd_nandecctest.c14 unsigned long offset = random32() % (size * BITS_PER_BYTE); local
16 __change_bit(offset, data);
/drivers/net/ethernet/dec/tulip/
H A Dtimer.c58 int offset = mleaf->type == 4 ? 5 : 2; local
59 s8 bitnum = p[offset];
60 if (p[offset+1] & 0x80) {
/drivers/net/ethernet/stmicro/stmmac/
H A Ddwmac1000_dma.c128 int offset = i * 4; local
129 pr_err("\t Reg No. %d (offset 0x%x): 0x%08x\n", i,
130 (DMA_BUS_MODE + offset),
131 readl(ioaddr + DMA_BUS_MODE + offset));
/drivers/net/wireless/bcmdhd/include/
H A Dsdiovar.h39 int offset; member in struct:sdreg
/drivers/net/wireless/rt2x00/
H A Drt2x00pci.h42 const unsigned int offset,
45 *value = readl(rt2x00dev->csr.base + offset);
49 const unsigned int offset,
52 memcpy_fromio(value, rt2x00dev->csr.base + offset, length);
56 const unsigned int offset,
59 writel(value, rt2x00dev->csr.base + offset);
63 const unsigned int offset,
67 __iowrite32_copy(rt2x00dev->csr.base + offset, value, length >> 2);
73 * @offset: Register offset
41 rt2x00pci_register_read(struct rt2x00_dev *rt2x00dev, const unsigned int offset, u32 *value) argument
48 rt2x00pci_register_multiread(struct rt2x00_dev *rt2x00dev, const unsigned int offset, void *value, const u32 length) argument
55 rt2x00pci_register_write(struct rt2x00_dev *rt2x00dev, const unsigned int offset, u32 value) argument
62 rt2x00pci_register_multiwrite(struct rt2x00_dev *rt2x00dev, const unsigned int offset, const void *value, const u32 length) argument
[all...]
/drivers/rapidio/switches/
H A Dtsi500.c26 u32 offset = 0x10000 + 0xa00 + ((route_destid / 2)&~0x3); local
30 rio_mport_read_config_32(mport, destid, hopcount, offset, &result);
33 rio_mport_write_config_32(mport, destid, hopcount, offset + (0x20000*i), result | (route_port << (4*(route_destid & 0x7))));
36 rio_mport_read_config_32(mport, destid, hopcount, offset + (0x20000*table), &result);
38 rio_mport_write_config_32(mport, destid, hopcount, offset + (0x20000*table), result | (route_port << (4*(route_destid & 0x7))));
48 u32 offset = 0x10000 + 0xa00 + ((route_destid / 2)&~0x3); local
52 rio_mport_read_config_32(mport, destid, hopcount, offset, &result);
54 rio_mport_read_config_32(mport, destid, hopcount, offset + (0x20000*table), &result);
/drivers/scsi/pm8001/
H A Dpm8001_chips.h49 static inline void pm8001_write_32(void *addr, u32 offset, u32 val) argument
51 *((u32 *)(addr + offset)) = val;
55 u32 offset)
57 return readl(pm8001_ha->io_mem[bar].memvirtaddr + offset);
65 static inline u32 pm8001_mr32(void __iomem *addr, u32 offset) argument
67 return readl(addr + offset);
69 static inline void pm8001_mw32(void __iomem *addr, u32 offset, u32 val) argument
71 writel(val, addr + offset);
54 pm8001_cr32(struct pm8001_hba_info *pm8001_ha, u32 bar, u32 offset) argument
/drivers/staging/rtl8192u/ieee80211/
H A Dscatterwalk.h26 unsigned int offset; member in struct:scatter_walk
41 walk_in->offset == walk_out->offset &&
/drivers/staging/rtl8712/
H A Drtl8712_efuse.h18 #define MAKE_EFUSE_HEADER(offset, word_en) (((offset & 0x0F) << 4) | \
22 u8 offset; member in struct:PGPKT_STRUCT
33 u8 offset, u8 *data);
35 const u8 offset, const u8 word_en,
/drivers/clocksource/
H A Dcyclone.c13 #define CYCLONE_PMCC_OFFSET 0x51A0 /* offset to control register */
14 #define CYCLONE_MPCS_OFFSET 0x51A8 /* offset to select register */
15 #define CYCLONE_MPMC_OFFSET 0x51D0 /* offset to count register */
38 unsigned long offset; local
50 offset = CYCLONE_CBAR_ADDR;
51 reg = ioremap_nocache(offset, sizeof(reg));
65 offset = base + CYCLONE_PMCC_OFFSET;
66 reg = ioremap_nocache(offset, sizeof(reg));
75 offset = base + CYCLONE_MPCS_OFFSET;
76 reg = ioremap_nocache(offset, sizeo
[all...]
/drivers/gpu/drm/radeon/
H A Dradeon_sa.c117 * Principe is simple, we keep a list of sub allocation in offset
118 * order (first entry has offset == 0, last entry has the highest
119 * offset).
138 unsigned offset = 0, wasted = 0; local
150 offset = 0;
153 if ((tmp->offset - offset) >= size) {
157 offset = tmp->offset + tmp->size;
158 wasted = offset
[all...]
/drivers/infiniband/hw/ipath/
H A Dipath_mmap.c92 unsigned long offset = vma->vm_pgoff << PAGE_SHIFT; local
106 if (context != ip->context || (__u64) offset != ip->offset)
146 ip->offset = dev->mmap_offset;
168 ip->offset = dev->mmap_offset;
/drivers/infiniband/hw/qib/
H A Dqib_mmap.c92 unsigned long offset = vma->vm_pgoff << PAGE_SHIFT; local
106 if (context != ip->context || (__u64) offset != ip->offset)
146 ip->offset = dev->mmap_offset;
168 ip->offset = dev->mmap_offset;

Completed in 547 milliseconds

1234567891011>>