edc9ded191f7075f2d9e7aa3c9e84c48bc4338b2 |
|
15-Nov-2011 |
Florian Fainelli <florian@openwrt.org> |
MIPS: AR7: constify some arrays in gpio and prom code Signed-off-by: Florian Fainelli <florian@openwrt.org> Cc: linux-mips@linux-mips.org Patchwork: https://patchwork.linux-mips.org/patch/2980/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
|
3e9957b4866f3767f19bf0e543b322ad7906c564 |
|
13-May-2011 |
Florian Fainelli <florian@openwrt.org> |
MIPS: AR7: Fix GPIO register size for Titan variant. The 'size' variable contains the correct register size for both AR7 and Titan, but we never used it to ioremap the correct register size. This problem only shows up on Titan. [ralf@linux-mips.org: Fixed the fix. The original patch as in patchwork recognizes the problem correctly then fails to fix it ...] Reported-by: Alexander Clouter <alex@digriz.org.uk> Signed-off-by: Florian Fainelli <florian@openwrt.org> Patchwork: https://patchwork.linux-mips.org/patch/2380/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
|
238dd317f74250983aefbde6dc0a1f345a717993 |
|
29-Aug-2010 |
Florian Fainelli <florian@openwrt.org> |
MIPS: AR7: Add support for Titan (TNETV10xx) SoC variant Add support for Titan TNETV1050,1055,1056,1060 variants. This SoC is almost completely identical to AR7 except on a few points: - a second bank of gpios is available - vlynq0 on titan is vlynq1 on ar7 - different PHY addresses for cpmac0 This SoC can be found on commercial products like the Linksys WRTP54G Original patch by Xin with improvments by Florian. Signed-off-by: Xin Zhen <xlonestar2000@aim.com> Signed-off-by: Florian Fainelli <florian@openwrt.org> Patchwork: http://patchwork.linux-mips.org/patch/1563/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org> ---
|
3bc6968adc7b1926f4582a33a33ad42d9b302ce0 |
|
29-Aug-2010 |
Florian Fainelli <florian@openwrt.org> |
MIPS: AR7: Initialize GPIO earlier In order to detect the Titan variant, we must initialize GPIOs earlier since detection relies on some GPIO values to be set. Signed-off-by: Florian Fainelli <florian@openwrt.org> Patchwork: http://patchwork.linux-mips.org/patch/1562/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org> ---
|
4d1da8c2961da46abd85a71d20f2b169bf80618e |
|
31-Jan-2010 |
Alexander Clouter <alex@digriz.org.uk> |
MIPS: AR7: Whitespace hacking [Ralf: Fixed up reject and Wu's complaints about comment style.] Signed-off-by: Alexander Clouter <alex@digriz.org.uk> To: linux-mips@linux-mips.org Patchwork: http://patchwork.linux-mips.org/patch/921/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
|
5f3c909881d5deebb9a3ddc836a15937e76daefc |
|
03-Jan-2010 |
Florian Fainelli <florian@openwrt.org> |
MIPS: AR7: Implement gpiolib This patch implements gpiolib for the AR7 SoC. Signed-off-by: Florian Fainelli <florian@openwrt.org> To: linux-mips@linux-mips.org Patchwork: http://patchwork.linux-mips.org/patch/816/ Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
|
7ca5dc145bc7daddd8aed8bbda46b74af9cebefc |
|
24-Jun-2009 |
Florian Fainelli <florian@openwrt.org> |
MIPS: Add support for Texas Instruments AR7 System-on-a-Chip This patch adds support for the Texas Instruments AR7 System-on-a-Chip. It supports the TNETD7100, 7200 and 7300 versions of the SoC. Signed-off-by: Matteo Croce <matteo@openwrt.org> Signed-off-by: Felix Fietkau <nbd@openwrt.org> Signed-off-by: Eugene Konev <ejka@openwrt.org> Signed-off-by: Nicolas Thill <nico@openwrt.org> Signed-off-by: Florian Fainelli <florian@openwrt.org> Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
|