Searched defs:CTS (Results 1 - 10 of 10) sorted by relevance

/drivers/gpu/drm/radeon/
H A Dr600_hdmi.c69 /* Clock N CTS N CTS N CTS */
84 * calculate CTS value if it's not found in the table
86 static void r600_hdmi_calc_CTS(uint32_t clock, int *CTS, int N, int freq) argument
88 if (*CTS == 0)
89 *CTS = clock * N / (128 * freq) * 1000;
90 DRM_DEBUG("Using ACR timing N=%d CTS=%d for frequency %d\n",
91 N, *CTS, freq);
95 * update the N and CTS parameter
102 int CTS; local
[all...]
/drivers/input/serio/
H A Dhil_mlc.c448 #define CTS \ macro
471 CTS
/drivers/net/hamradio/
H A Dz8530.h166 #define CTSIE 0x20 /* CTS IE */
177 #define CTS 0x20 /* CTS */ macro
/drivers/net/wan/
H A Dz85230.h189 #define CTSIE 0x20 /* CTS IE */
200 #define CTS 0x20 /* CTS */ macro
445 #define ZILOG_CTS_FLOW 0x04000000 /* Do CTS flow control */
/drivers/tty/
H A Dnozomi.c276 unsigned int CTS:1; member in struct:ctrl_dl
337 unsigned int CTS:1; member in struct:ctrl_dl
978 if (old_ctrl.CTS == 1 && ctrl_dl.CTS == 0) {
983 } else if (old_ctrl.CTS == 0 && ctrl_dl.CTS == 1) {
1001 if (old_ctrl.CTS != ctrl_dl.CTS)
1012 DBG1("port: %d DCD(%d), CTS(%d), RI(%d), DSR(%d)",
1692 /* CTS i
[all...]
/drivers/tty/serial/
H A Dip22zilog.h202 #define CTSIE 0x20 /* CTS IE */
213 #define CTS 0x20 /* CTS */ macro
H A Dpmac_zilog.h297 #define CTSIE 0x20 /* CTS IE */
308 #define CTS 0x20 /* CTS */ macro
H A Dsunzilog.h206 #define CTSIE 0x20 /* CTS IE */
217 #define CTS 0x20 /* CTS */ macro
H A Dzs.h222 #define CTSIE 0x20 /* CTS IE */
233 #define CTS 0x20 /* CTS */ macro
/drivers/char/pcmcia/
H A Dsynclink_cs.c296 #define IRQ_CTS BIT10 // CTS status change
310 #define CTS BIT1 // CTS state macro
1057 printk("CTS tx start...");
1067 printk("CTS tx stop...");
2575 strcat(stat_buf, "|CTS");
2992 * CTS transitions can be detected (requires TxC)
3232 /* PVR[3] 1=AUTO CTS active */
3360 * 03 output, 1=AUTO CTS control enabled
3372 * 03 AUTO CTS outpu
[all...]

Completed in 255 milliseconds