Searched defs:DMA8_IRQ_STATUS (Results 1 - 5 of 5) sorted by relevance

/arch/blackfin/mach-bf518/include/mach/
H A DdefBF512.h342 #define DMA8_IRQ_STATUS 0xFFC00E28 /* DMA Channel 8 Interrupt/Status Register */ macro
/arch/blackfin/mach-bf527/include/mach/
H A DdefBF522.h342 #define DMA8_IRQ_STATUS 0xFFC00E28 /* DMA Channel 8 Interrupt/Status Register */ macro
/arch/blackfin/mach-bf537/include/mach/
H A DdefBF534.h318 #define DMA8_IRQ_STATUS 0xFFC00E28 /* DMA Channel 8 Interrupt/Status Register */ macro
/arch/blackfin/mach-bf538/include/mach/
H A DdefBF538.h447 #define DMA8_IRQ_STATUS 0xFFC01C28 /* DMA Channel 8 Interrupt/Status Register */ macro
/arch/blackfin/mach-bf548/include/mach/
H A DdefBF54x_base.h344 #define DMA8_IRQ_STATUS 0xffc00e28 /* DMA Channel 8 Interrupt/Status Register */ macro

Completed in 54 milliseconds