Searched defs:MDMA_D0_IRQ_STATUS (Results 1 - 7 of 7) sorted by relevance

/arch/blackfin/mach-bf533/include/mach/
H A DdefBF532.h337 #define MDMA_D0_IRQ_STATUS 0xFFC00E28 /* MemDMA Stream 0 Destination Interrupt/Status Register */ macro
/arch/blackfin/mach-bf518/include/mach/
H A DdefBF512.h398 #define MDMA_D0_IRQ_STATUS 0xFFC00F28 /* MemDMA Stream 0 Destination Interrupt/Status Register */ macro
/arch/blackfin/mach-bf527/include/mach/
H A DdefBF522.h398 #define MDMA_D0_IRQ_STATUS 0xFFC00F28 /* MemDMA Stream 0 Destination Interrupt/Status Register */ macro
/arch/blackfin/mach-bf537/include/mach/
H A DdefBF534.h374 #define MDMA_D0_IRQ_STATUS 0xFFC00F28 /* MemDMA Stream 0 Destination Interrupt/Status Register */ macro
/arch/blackfin/mach-bf561/include/mach/
H A DdefBF561.h493 #define MDMA_D0_IRQ_STATUS 0xFFC01F28 /*MemDMA1 Stream 0 Destination Interrupt/Status */ macro
/arch/blackfin/mach-bf538/include/mach/
H A DdefBF538.h319 #define MDMA_D0_IRQ_STATUS 0xFFC00E28 /* MemDMA0 Stream 0 Destination Interrupt/Status Register */ macro
/arch/blackfin/mach-bf548/include/mach/
H A DdefBF54x_base.h408 #define MDMA_D0_IRQ_STATUS 0xffc00f28 /* Memory DMA Stream 0 Destination Interrupt/Status Register */ macro

Completed in 172 milliseconds