Searched refs:DCPLB_DATA0 (Results 1 - 7 of 7) sorted by relevance
| /arch/blackfin/mach-common/ |
| H A D | cache-c.c | 71 bfin_cache_init(dcplb_tbl, DCPLB_ADDR0, DCPLB_DATA0, DMEM_CONTROL,
|
| H A D | dpmc_modes.S | 474 I2.L = lo(DCPLB_DATA0);
503 PM_PUSH(2, DCPLB_DATA0)
737 PM_POP(2, DCPLB_DATA0)
|
| /arch/blackfin/kernel/cplb-mpu/ |
| H A D | cplbmgr.c | 167 bfin_write32(DCPLB_DATA0 + idx * 4, d_data);
293 bfin_write32(DCPLB_DATA0 + idx * 4, data);
334 bfin_write32(DCPLB_DATA0 + i * 4, 0);
373 bfin_write32(DCPLB_DATA0 + i * 4, d_data);
|
| /arch/blackfin/kernel/cplb-nompu/ |
| H A D | cplbmgr.c | 43 bfin_write32(DCPLB_DATA0 + idx * 4, data);
|
| /arch/blackfin/include/asm/ |
| H A D | cdef_LPBlackfin.h | 60 #define bfin_read_DCPLB_DATA0() bfin_read32(DCPLB_DATA0)
61 #define bfin_write_DCPLB_DATA0(val) bfin_write32(DCPLB_DATA0,val)
|
| H A D | def_LPBlackfin.h | 294 #define DCPLB_DATA0 0xFFE00200 /* Data Cache 0 Status */ macro
|
| /arch/blackfin/kernel/ |
| H A D | debug-mmrs.c | 649 D32(DCPLB_DATA0);
|
Completed in 2987 milliseconds