Searched refs:DMA0_X_MODIFY (Results 1 - 12 of 12) sorted by relevance

/arch/blackfin/mach-bf533/include/mach/
H A DcdefBF532.h151 #define bfin_read_DMA0_X_MODIFY() bfin_read16(DMA0_X_MODIFY)
152 #define bfin_write_DMA0_X_MODIFY(val) bfin_write16(DMA0_X_MODIFY,val)
H A DdefBF532.h191 #define DMA0_X_MODIFY 0xFFC00C14 /* DMA Channel 0 X Modify Register */ macro
/arch/blackfin/mach-bf518/include/mach/
H A DcdefBF512.h387 #define bfin_read_DMA0_X_MODIFY() bfin_read16(DMA0_X_MODIFY)
388 #define bfin_write_DMA0_X_MODIFY(val) bfin_write16(DMA0_X_MODIFY, val)
H A DdefBF512.h225 #define DMA0_X_MODIFY 0xFFC00C14 /* DMA Channel 0 X Modify Register */ macro
/arch/blackfin/mach-bf527/include/mach/
H A DcdefBF522.h404 #define bfin_read_DMA0_X_MODIFY() bfin_read16(DMA0_X_MODIFY)
405 #define bfin_write_DMA0_X_MODIFY(val) bfin_write16(DMA0_X_MODIFY, val)
H A DdefBF522.h225 #define DMA0_X_MODIFY 0xFFC00C14 /* DMA Channel 0 X Modify Register */ macro
/arch/blackfin/mach-bf537/include/mach/
H A DdefBF534.h201 #define DMA0_X_MODIFY 0xFFC00C14 /* DMA Channel 0 X Modify Register */ macro
H A DcdefBF534.h366 #define bfin_read_DMA0_X_MODIFY() bfin_read16(DMA0_X_MODIFY)
367 #define bfin_write_DMA0_X_MODIFY(val) bfin_write16(DMA0_X_MODIFY,val)
/arch/blackfin/mach-bf538/include/mach/
H A DdefBF538.h202 #define DMA0_X_MODIFY 0xFFC00C14 /* DMA Channel 0 X Modify Register */ macro
H A DcdefBF538.h494 #define bfin_read_DMA0_X_MODIFY() bfin_read16(DMA0_X_MODIFY)
495 #define bfin_write_DMA0_X_MODIFY(val) bfin_write16(DMA0_X_MODIFY, val)
/arch/blackfin/mach-bf548/include/mach/
H A DdefBF54x_base.h211 #define DMA0_X_MODIFY 0xffc00c14 /* DMA Channel 0 X Modify Register */ macro
H A DcdefBF54x_base.h317 #define bfin_read_DMA0_X_MODIFY() bfin_read16(DMA0_X_MODIFY)
318 #define bfin_write_DMA0_X_MODIFY(val) bfin_write16(DMA0_X_MODIFY, val)

Completed in 129 milliseconds