Searched refs:SPORT2_RCLKDIV (Results 1 - 4 of 4) sorted by relevance

/arch/blackfin/mach-bf538/include/mach/
H A DdefBF538.h746 #define SPORT2_RCLKDIV 0xFFC02528 /* SPORT2 Receive Clock Divider */ macro
H A DcdefBF538.h320 #define bfin_read_SPORT2_RCLKDIV() bfin_read16(SPORT2_RCLKDIV)
321 #define bfin_write_SPORT2_RCLKDIV(val) bfin_write16(SPORT2_RCLKDIV, val)
/arch/blackfin/mach-bf548/include/mach/
H A DdefBF54x_base.h983 #define SPORT2_RCLKDIV 0xffc02528 /* SPORT2 Receive Serial Clock Divider Register */ macro
H A DcdefBF54x_base.h1683 #define bfin_read_SPORT2_RCLKDIV() bfin_read16(SPORT2_RCLKDIV)
1684 #define bfin_write_SPORT2_RCLKDIV(val) bfin_write16(SPORT2_RCLKDIV, val)

Completed in 55 milliseconds