Searched refs:CSR13 (Results 1 - 14 of 14) sorted by relevance

/drivers/net/ethernet/dec/tulip/
H A D21142.c79 iowrite32(0, ioaddr + CSR13);
82 iowrite32(t21142_csr13[dev->if_port], ioaddr + CSR13);
87 iowrite32(0, ioaddr + CSR13);
90 iowrite32(1, ioaddr + CSR13);
124 iowrite32(0x0001, ioaddr + CSR13);
201 iowrite32(1, ioaddr + CSR13);
H A Dmedia.c212 if (p[0] & 0x40) { /* SIA (CSR13-15) setup values are provided. */
217 iowrite32(0, ioaddr + CSR13);
221 iowrite32(csr13val, ioaddr + CSR13);
230 iowrite32(0, ioaddr + CSR13);
235 if (startup) iowrite32(csr13val, ioaddr + CSR13);
H A Dtimer.c31 csr12, ioread32(ioaddr + CSR13),
H A Dtulip_core.c342 iowrite32(0, ioaddr + CSR13);
344 iowrite32(1, ioaddr + CSR13);
422 iowrite32(0x0000, ioaddr + CSR13);
438 iowrite32(0x0000, ioaddr + CSR13);
557 ioread32(ioaddr + CSR13), ioread32(ioaddr + CSR14),
1117 iowrite32(2, ioaddr + CSR13);
1119 iowrite32(3, ioaddr + CSR13);
1752 iowrite32(0x0000, ioaddr + CSR13);
1760 iowrite32(0x0000, ioaddr + CSR13);
1777 iowrite32(0x00000001, ioaddr + CSR13);
[all...]
H A Dpnic2.c267 iowrite32(1, ioaddr + CSR13);
H A Dtulip.h119 CSR13 = 0x68, enumerator in enum:tulip_offsets
H A Dde2104x.c156 CSR13 = 0x68, enumerator in enum:__anon2158
928 dw32(CSR13, 0); /* Reset phy */
931 dw32(CSR13, de->media[media].csr13);
946 dr32(CSR13), dr32(CSR14), dr32(CSR15));
1243 dw32(CSR13, 0); /* Reset phy */
H A Dde4x5.h630 #define CSR13 0x00000001 macro
H A Dxircom_cb.c60 #define CSR13 0x68 macro
H A Dde4x5.c4685 lp->cache.csr13 = CSR13;
4762 lp->cache.csr13 = CSR13; /* Hard coded defaults */
/drivers/net/ethernet/amd/
H A Dariadne.h73 #define CSR13 0x0d00 /* - Physical Address Register, PADR[31:16] */ macro
H A Dariadne.c445 lance->RAP = CSR13; /* Physical Address Register, PADR[31:16] */
/drivers/net/wireless/rt2x00/
H A Drt2400pci.h191 * CSR13: Synchronization configuration register 1.
196 #define CSR13 0x0034 macro
H A Drt2500pci.h268 * CSR13: Synchronization configuration register 1.
273 #define CSR13 0x0034 macro

Completed in 131 milliseconds