Searched refs:EXYNOS_DSIM_PLLCTRL (Results 1 - 2 of 2) sorted by relevance

/drivers/video/exynos/
H A Dexynos_mipi_dsi_lowlevel.c309 unsigned int reg = readl(dsim->reg_base + EXYNOS_DSIM_PLLCTRL);
313 writel(reg, dsim->reg_base + EXYNOS_DSIM_PLLCTRL);
319 unsigned int reg = (readl(dsim->reg_base + EXYNOS_DSIM_PLLCTRL)) &
324 writel(reg, dsim->reg_base + EXYNOS_DSIM_PLLCTRL);
331 unsigned int reg = (readl(dsim->reg_base + EXYNOS_DSIM_PLLCTRL)) &
337 writel(reg, dsim->reg_base + EXYNOS_DSIM_PLLCTRL);
348 unsigned int reg = (readl(dsim->reg_base + EXYNOS_DSIM_PLLCTRL)) &
353 writel(reg, dsim->reg_base + EXYNOS_DSIM_PLLCTRL);
518 unsigned int reg = (readl(dsim->reg_base + EXYNOS_DSIM_PLLCTRL)) &
523 writel(reg, dsim->reg_base + EXYNOS_DSIM_PLLCTRL);
[all...]
H A Dexynos_mipi_dsi_regs.h42 #define EXYNOS_DSIM_PLLCTRL 0x4c /* PLL control register */ macro
145 /* EXYNOS_DSIM_PLLCTRL */

Completed in 175 milliseconds