Searched refs:conf1 (Results 1 - 6 of 6) sorted by relevance
/drivers/hwmon/ |
H A D | adm1031.c | 89 u8 conf1; member in struct:adm1031_data 207 (*(data)->chan_select_table)[FAN_CHAN_FROM_REG((data)->conf1)][idx % 2] 295 old_fan_mode = data->conf1; 299 ret = get_fan_auto_nearest(data, nr, val, data->conf1); 305 data->conf1 = FAN_CHAN_TO_REG(reg, data->conf1); 306 if ((data->conf1 & ADM1031_CONF1_AUTO_MODE) ^ 308 if (data->conf1 & ADM1031_CONF1_AUTO_MODE) { 326 data->conf1 = FAN_CHAN_TO_REG(reg, data->conf1); [all...] |
H A D | emc2103.c | 138 u8 conf1; local 140 if (read_u8_from_i2c(client, REG_FAN_CONF1, &conf1) < 0) 143 data->fan_multiplier = 1 << ((conf1 & 0x60) >> 5); 144 data->fan_rpm_control = (conf1 & 0x80) != 0;
|
/drivers/atm/ |
H A D | lanai.c | 289 u32 conf1, conf2; /* CONFIG[12] registers */ member in struct:lanai_dev 296 /* TODO - look at race conditions with maintence of conf1/conf2 */ 497 reg_write(lanai, lanai->conf1, Config1_Reg); 509 if (unlikely((lanai->conf1 & CONFIG1_POWERDOWN) != 0)) 885 #define set_config1(x) do { lanai->conf1 = x; conf1_write(lanai); \ 887 #define clock_h() set_config1(lanai->conf1 | CONFIG1_PROMCLK) 888 #define clock_l() set_config1(lanai->conf1 &~ CONFIG1_PROMCLK) 889 #define data_h() set_config1(lanai->conf1 | CONFIG1_PROMDATA) 890 #define data_l() set_config1(lanai->conf1 &~ CONFIG1_PROMDATA) 903 tmp = (lanai->conf1 [all...] |
/drivers/misc/carma/ |
H A D | carma-fpga.c | 479 u32 conf1, conf2, version; local 489 conf1 = fpga_read_reg(priv, i, MMAP_REG_CORL_CONF1); 494 num_corl = (conf1 & 0x000000F0) >> 4; 495 num_pack = (conf1 & 0x00000F00) >> 8; 496 num_lags = (conf1 & 0x00FFF000) >> 12; 497 num_meta = (conf1 & 0x7F000000) >> 24; 500 num_corl = (conf1 & 0x000000F0) >> 4; 502 num_lags = (conf1 & 0x000FFF00) >> 8; 503 num_meta = (conf1 & 0x7FF00000) >> 20;
|
/drivers/media/rc/ |
H A D | ene_ir.c | 579 u8 conf1 = ene_read_reg(dev, ENE_CIRCFG); local 582 dev->saved_conf1 = conf1; 596 conf1 &= ~ENE_CIRCFG_RX_EN; 599 conf1 |= ENE_CIRCFG_TX_EN | ENE_CIRCFG_TX_IRQ; 600 ene_write_reg(dev, ENE_CIRCFG, conf1);
|
/drivers/pci/ |
H A D | quirks.c | 1468 u32 conf1, conf5, class; local 1475 pci_read_config_dword(pdev, 0x40, &conf1); 1478 conf1 &= ~0x00CFF302; /* Clear bit 1, 8, 9, 12-19, 22, 23 */ 1486 conf1 |= 0x0002A100; /* Set 8, 13, 15, 17 */ 1499 conf1 |= 0x00C2A1B3; /* Set 0, 1, 4, 5, 7, 8, 13, 15, 17, 22, 23 */ 1504 conf1 |= 0x00C00000; /* Set 22, 23 */ 1508 pci_write_config_dword(pdev, 0x40, conf1);
|
Completed in 4455 milliseconds