Searched refs:mb (Results 1 - 25 of 203) sorted by relevance

123456789

/drivers/staging/line6/
H A Dmidibuf.h24 extern int line6_midibuf_bytes_used(struct MidiBuffer *mb);
25 extern int line6_midibuf_bytes_free(struct MidiBuffer *mb);
26 extern void line6_midibuf_destroy(struct MidiBuffer *mb);
27 extern int line6_midibuf_ignore(struct MidiBuffer *mb, int length);
28 extern int line6_midibuf_init(struct MidiBuffer *mb, int size, int split);
29 extern int line6_midibuf_read(struct MidiBuffer *mb, unsigned char *data,
31 extern void line6_midibuf_reset(struct MidiBuffer *mb);
32 extern int line6_midibuf_skip_message(struct MidiBuffer *mb,
34 extern void line6_midibuf_status(struct MidiBuffer *mb);
35 extern int line6_midibuf_write(struct MidiBuffer *mb, unsigne
[all...]
/drivers/scsi/lpfc/
H A Dlpfc_mbox.c60 MAILBOX_t *mb; local
63 mb = &pmb->u.mb;
67 mb->mbxCommand = MBX_DUMP_MEMORY;
68 mb->un.varDmp.type = DMP_NV_PARAMS;
69 mb->un.varDmp.entry_index = offset;
70 mb->un.varDmp.region_id = DMP_REGION_VPORT;
71 mb->mbxOwner = OWN_HOST;
75 mb->un.varDmp.cv = 1;
76 mb
113 MAILBOX_t *mb; local
136 MAILBOX_t *mb; local
168 MAILBOX_t *mb; local
204 MAILBOX_t *mb; local
230 MAILBOX_t *mb; local
256 MAILBOX_t *mb; local
290 MAILBOX_t *mb; local
329 MAILBOX_t *mb; local
358 MAILBOX_t *mb = &pmb->u.mb; local
404 MAILBOX_t *mb = &pmb->u.mb; local
486 MAILBOX_t *mb; local
586 MAILBOX_t *mb; local
641 MAILBOX_t *mb; local
673 MAILBOX_t *mb; local
698 MAILBOX_t *mb; local
736 MAILBOX_t *mb = &pmb->u.mb; local
800 MAILBOX_t *mb; local
869 MAILBOX_t *mb = &pmb->u.mb; local
916 MAILBOX_t *mb = &pmb->u.mb; local
1011 MAILBOX_t *mb = &pmb->u.mb; local
1023 MAILBOX_t *mb = &pmb->u.mb; local
1124 MAILBOX_t *mb = &pmb->u.mb; local
1199 MAILBOX_t *mb = &pmb->u.mb; local
1254 MAILBOX_t *mb = &pmb->u.mb; local
1442 MAILBOX_t *mb = &pmb->u.mb; local
2201 MAILBOX_t *mb; local
[all...]
H A Dlpfc_hbadisc.c856 LPFC_MBOXQ_t *mb; local
882 mb = mempool_alloc(phba->mbox_mem_pool, GFP_KERNEL);
883 if (mb) {
884 lpfc_unreg_did(phba, 0xffff, LPFC_UNREG_ALL_DFLT_RPIS, mb);
885 mb->vport = vport;
886 mb->mbox_cmpl = lpfc_sli_def_mbox_cmpl;
887 if (lpfc_sli_issue_mbox(phba, mb, MBX_NOWAIT)
889 mempool_free(mb, phba->mbox_mem_pool);
896 mb = mempool_alloc(phba->mbox_mem_pool, GFP_KERNEL);
897 if (mb) {
1009 MAILBOX_t *mb = &pmb->u.mb; local
2907 MAILBOX_t *mb = &pmb->u.mb; local
3186 MAILBOX_t *mb = &pmb->u.mb; local
3371 MAILBOX_t *mb = &pmb->u.mb; local
3436 MAILBOX_t *mb = &pmb->u.mb; local
3487 MAILBOX_t *mb; local
3623 MAILBOX_t *mb = &pmb->u.mb; local
3701 MAILBOX_t *mb = &pmb->u.mb; local
4471 LPFC_MBOXQ_t *mb, *nextmb; local
5301 MAILBOX_t *mb = &pmb->u.mb; local
[all...]
/drivers/scsi/qla2xxx/
H A Dqla_mbx.c22 * mb[MAX_MAILBOX_REGISTER_COUNT] = returned mailbox data.
79 mcp->mb[0] = MBS_LINK_DOWN_ERROR;
94 mcp->mb[0]);
103 "Prepare to issue mbox cmd=0x%x.\n", mcp->mb[0]);
115 iptr = mcp->mb;
116 command = mcp->mb[0];
134 (uint8_t *)mcp->mb, 16);
138 ((uint8_t *)mcp->mb + 0x10), 16);
142 ((uint8_t *)mcp->mb + 0x20), 8);
237 mcp->mb[
1632 qla24xx_login_fabric(scsi_qla_host_t *vha, uint16_t loop_id, uint8_t domain, uint8_t area, uint8_t al_pa, uint16_t *mb, uint8_t opt) argument
1765 qla2x00_login_fabric(scsi_qla_host_t *vha, uint16_t loop_id, uint8_t domain, uint8_t area, uint8_t al_pa, uint16_t *mb, uint8_t opt) argument
2729 qla2x00_enable_fce_trace(scsi_qla_host_t *vha, dma_addr_t fce_dma, uint16_t buffers, uint16_t *mb, uint32_t *dwords) argument
2825 qla2x00_get_idma_speed(scsi_qla_host_t *vha, uint16_t loop_id, uint16_t *port_speed, uint16_t *mb) argument
2866 qla2x00_set_idma_speed(scsi_qla_host_t *vha, uint16_t loop_id, uint16_t port_speed, uint16_t *mb) argument
3466 qla81xx_idc_ack(scsi_qla_host_t *vha, uint16_t *mb) argument
3996 qla81xx_write_mpi_register(scsi_qla_host_t *vha, uint16_t *mb) argument
4090 qla81xx_get_port_config(scsi_qla_host_t *vha, uint16_t *mb) argument
4122 qla81xx_set_port_config(scsi_qla_host_t *vha, uint16_t *mb) argument
4150 qla24xx_set_fcp_prio(scsi_qla_host_t *vha, uint16_t loop_id, uint16_t priority, uint16_t *mb) argument
[all...]
H A Dqla_isr.c41 uint16_t mb[4]; local
83 mb[0] = RD_MAILBOX_REG(ha, reg, 0);
84 if (mb[0] > 0x3fff && mb[0] < 0x8000) {
85 qla2x00_mbx_completion(vha, mb[0]);
87 } else if (mb[0] > 0x7fff && mb[0] < 0xc000) {
88 mb[1] = RD_MAILBOX_REG(ha, reg, 1);
89 mb[2] = RD_MAILBOX_REG(ha, reg, 2);
90 mb[
137 uint16_t mb[4]; local
284 uint16_t cnt, timeout, mb[QLA_IDC_ACK_REGS]; local
318 qla2x00_async_event(scsi_qla_host_t *vha, struct rsp_que *rsp, uint16_t *mb) argument
2111 uint16_t mb[4]; local
2260 uint16_t mb[4]; local
[all...]
/drivers/net/ethernet/apple/
H A Dmacmace.c268 volatile struct mace *mb = mp->mace; local
274 mb->biucc = SWRST;
275 if (mb->biucc & SWRST) {
286 mb->maccc = 0; /* turn off tx, rx */
287 mb->imr = 0xFF; /* disable all intrs for now */
288 i = mb->ir;
290 mb->biucc = XMTSP_64;
291 mb->utr = RTRD;
292 mb->fifocc = XMTFW_8 | RCVFW_64 | XMTFWU | RCVFWU;
294 mb
325 volatile struct mace *mb = mp->mace; local
346 volatile struct mace *mb = mp->mace; local
371 volatile struct mace *mb = mp->mace; local
438 volatile struct mace *mb = mp->mace; local
490 volatile struct mace *mb = mp->mace; local
541 volatile struct mace *mb = mp->mace; local
564 volatile struct mace *mb = mp->mace; local
615 volatile struct mace *mb = mp->mace; local
[all...]
H A Dmace.c320 volatile struct mace __iomem *mb = mp->mace; local
326 out_8(&mb->biucc, SWRST);
327 if (in_8(&mb->biucc) & SWRST) {
338 out_8(&mb->imr, 0xff); /* disable all intrs for now */
339 i = in_8(&mb->ir);
340 out_8(&mb->maccc, 0); /* turn off tx, rx */
342 out_8(&mb->biucc, XMTSP_64);
343 out_8(&mb->utr, RTRD);
344 out_8(&mb->fifocc, RCVFW_32 | XMTFW_16 | XMTFWU | RCVFWU | XMTBRST);
345 out_8(&mb
375 volatile struct mace __iomem *mb = mp->mace; local
396 volatile struct mace __iomem *mb = mp->mace; local
431 volatile struct mace __iomem *mb = mp->mace; local
501 volatile struct mace __iomem *mb = mp->mace; local
589 volatile struct mace __iomem *mb = mp->mace; local
640 volatile struct mace __iomem *mb = mp->mace; local
663 volatile struct mace __iomem *mb = mp->mace; local
809 volatile struct mace __iomem *mb = mp->mace; local
[all...]
/drivers/media/video/ivtv/
H A Divtv-mailbox.c145 static int try_mailbox(struct ivtv *itv, struct ivtv_mailbox_data *mbdata, int mb) argument
147 u32 flags = readl(&mbdata->mbox[mb].flags);
151 if (is_free && !test_and_set_bit(mb, &mbdata->busy)) {
152 write_sync(IVTV_MBOX_DRIVER_BUSY, &mbdata->mbox[mb].flags);
163 int i, mb; local
174 for (mb = 1; mb <= max_mbox; mb++)
175 if (try_mailbox(itv, mbdata, mb))
176 return mb;
219 int flags, mb, i; local
372 ivtv_api_get_data(struct ivtv_mailbox_data *mbdata, int mb, int argc, u32 data[]) argument
[all...]
H A Divtv-mailbox.h27 void ivtv_api_get_data(struct ivtv_mailbox_data *mbdata, int mb,
/drivers/net/fddi/skfp/
H A Dhwmtm.c78 static void queue_llc_rx(struct s_smc *smc, SMbuf *mb);
79 static void smt_to_llc(struct s_smc *smc, SMbuf *mb);
82 static void queue_txd_mb(struct s_smc *smc, SMbuf *mb);
141 void smt_free_mbuf(struct s_smc *smc, SMbuf *mb);
281 smc->os.hwm.mbuf_pool.mb_start=(SMbuf *)(&smc->os.hwm.mbuf_pool.mb[0]) ;
424 SMbuf *mb ; local
434 mb = smc->os.hwm.mbuf_pool.mb_start ;
437 mb->sm_use_count = 1 ;
438 smt_free_mbuf(smc,mb) ;
439 mb
488 register SMbuf *mb ; local
508 smt_free_mbuf(struct s_smc *smc, SMbuf *mb) argument
713 SMbuf *mb ; local
1055 SMbuf *mb ; local
1380 smt_to_llc(struct s_smc *smc, SMbuf *mb) argument
1734 queue_llc_rx(struct s_smc *smc, SMbuf *mb) argument
1760 SMbuf *mb ; local
1774 queue_txd_mb(struct s_smc *smc, SMbuf *mb) argument
1793 SMbuf *mb ; local
1806 smt_send_mbuf(struct s_smc *smc, SMbuf *mb, int fc) argument
1946 SMbuf *mb ; local
[all...]
H A Dsmt.c34 #define m_fc(mb) ((mb)->sm_data[0])
81 static void smt_add_frame_len(SMbuf *mb, int len);
469 void smt_received_pack(struct s_smc *smc, SMbuf *mb, int fs) argument
477 switch (m_fc(mb)) {
484 smt_free_mbuf(smc,mb) ;
489 sm = smtod(mb,struct smt_header *) ;
495 smt_free_mbuf(smc,mb) ;
501 smt_free_mbuf(smc,mb) ;
506 smt_swap_para(sm,(int) mb
833 smt_send_frame(struct s_smc *smc, SMbuf *mb, int fc, int local) argument
862 SMbuf *mb ; local
941 SMbuf *mb ; local
1008 SMbuf *mb ; local
1031 SMbuf *mb ; local
1064 SMbuf *mb ; local
1109 SMbuf *mb ; local
1142 smt_add_frame_len(SMbuf *mb, int len) argument
[all...]
H A Dess.c87 static void ess_send_frame(struct s_smc *smc, SMbuf *mb);
103 int ess_raf_received_pack(struct s_smc *smc, SMbuf *mb, struct smt_header *sm,
117 int ess_raf_received_pack(struct s_smc *smc, SMbuf *mb, struct smt_header *sm, argument
207 db->sm_len = mb->sm_len ;
208 db->sm_off = mb->sm_off ;
478 SMbuf *mb ; local
485 if (!(mb=smt_build_frame(smc,SMT_RAF,SMT_REPLY,
490 if (!(mb=smt_build_frame(smc,SMT_RAF,SMT_REPLY,
495 chg = smtod(mb,struct smt_sba_chg *) ;
536 ess_send_frame(smc,mb) ;
556 SMbuf *mb ; local
661 ess_send_frame(struct s_smc *smc, SMbuf *mb) argument
[all...]
/drivers/media/video/cx18/
H A Dcx18-mailbox.c119 static void dump_mb(struct cx18 *cx, struct cx18_mailbox *mb, char *name) argument
127 "\n", name, mb->request, mb->ack, mb->cmd, mb->error,
128 u32arr2hex(mb->args, MAX_MB_ARGUMENTS, argstr));
247 struct cx18_mailbox *mb; local
253 mb = &order->mb;
254 handle = mb
436 struct cx18_mailbox *mb; local
537 struct cx18_mailbox __iomem *mb; local
599 struct cx18_mailbox __iomem *mb; local
[all...]
/drivers/scsi/
H A Dqla1280.c1153 uint16_t mb[MAILBOX_REGISTER_COUNT]; local
1162 mb[0] = MBC_SET_TARGET_PARAMETERS;
1163 mb[1] = (uint16_t)((bus ? target | BIT_7 : target) << 8);
1164 mb[2] = nv->bus[bus].target[target].parameter.renegotiate_on_error << 8;
1165 mb[2] |= nv->bus[bus].target[target].parameter.stop_queue_on_check << 9;
1166 mb[2] |= nv->bus[bus].target[target].parameter.auto_request_sense << 10;
1167 mb[2] |= nv->bus[bus].target[target].parameter.tag_queuing << 11;
1168 mb[2] |= nv->bus[bus].target[target].parameter.enable_sync << 12;
1169 mb[2] |= nv->bus[bus].target[target].parameter.enable_wide << 13;
1170 mb[
1601 uint16_t mb[MAILBOX_REGISTER_COUNT]; local
1716 uint16_t mb[MAILBOX_REGISTER_COUNT], i; local
1755 uint16_t mb[MAILBOX_REGISTER_COUNT], cnt; local
1860 uint16_t mb[MAILBOX_REGISTER_COUNT]; local
1925 uint16_t mb[MAILBOX_REGISTER_COUNT]; local
2111 uint16_t mb[MAILBOX_REGISTER_COUNT]; local
2169 uint16_t mb[MAILBOX_REGISTER_COUNT]; local
2203 uint16_t mb[MAILBOX_REGISTER_COUNT]; local
2467 qla1280_mailbox_command(struct scsi_qla_host *ha, uint8_t mr, uint16_t *mb) argument
2600 uint16_t mb[MAILBOX_REGISTER_COUNT]; local
2660 uint16_t mb[MAILBOX_REGISTER_COUNT]; local
2694 uint16_t mb[MAILBOX_REGISTER_COUNT]; local
3975 uint16_t mb[MAILBOX_REGISTER_COUNT]; local
[all...]
H A Daha1542.c134 struct mailbox mb[2 * AHA1542_MAILBOXES]; member in struct:aha1542_hostdata
409 struct mailbox *mb; local
412 mb = HOSTDATA(shost)->mb;
460 if (mb[mbi].status != 0)
467 if (mb[mbi].status == 0) {
479 mbo = (scsi2int(mb[mbi].ccbptr) - (SCSI_BUF_PA(&ccb[0]))) / sizeof(struct ccb);
480 mbistatus = mb[mbi].status;
481 mb[mbi].status = 0;
489 ccb[mbo].tarstat + ((int) ccb[mbo].hastat << 16), mb[mb
570 struct mailbox *mb; local
726 struct mailbox *mb; local
1291 struct mailbox *mb; local
[all...]
H A Da3000.c101 mb(); /* make sure setup is completed */
103 mb(); /* make sure DMA has started before next IO */
123 mb(); /* make sure CNTR is updated before next IO */
128 mb(); /* don't allow prefetch */
131 mb(); /* no IO until FLUSH is done */
142 mb(); /* make sure DMA is stopped before next IO */
146 mb(); /* make sure CNTR is updated before next IO */
/drivers/net/can/
H A Dat91_can.c304 unsigned int mb, enum at91_mb_mode mode, int prio)
306 at91_write(priv, AT91_MMR(mb), (mode << 24) | (prio << 16));
309 static inline void set_mb_mode(const struct at91_priv *priv, unsigned int mb, argument
312 set_mb_mode_prio(priv, mb, mode, 0);
467 * (mb - get_mb_tx_first(priv));
475 unsigned int mb, prio; local
481 mb = get_tx_next_mb(priv);
484 if (unlikely(!(at91_read(priv, AT91_MSR(mb)) & AT91_MSR_MRDY))) {
495 set_mb_mode(priv, mb, AT91_MB_MODE_DISABLED);
496 at91_write(priv, AT91_MID(mb), reg_mi
303 set_mb_mode_prio(const struct at91_priv *priv, unsigned int mb, enum at91_mb_mode mode, int prio) argument
549 at91_activate_rx_mb(const struct at91_priv *priv, unsigned int mb) argument
591 at91_read_mb(struct net_device *dev, unsigned int mb, struct can_frame *cf) argument
628 at91_read_msg(struct net_device *dev, unsigned int mb) argument
701 unsigned int mb; local
853 unsigned int mb; local
[all...]
/drivers/video/
H A Dbt455.h28 mb();
39 mb();
73 mb();
H A Dbt431.h82 mb();
97 mb();
109 mb();
134 mb();
146 mb();
/drivers/gpu/drm/
H A Ddrm_cache.c55 mb();
58 mb();
/drivers/parport/
H A Dparport_amiga.c42 mb();
155 mb();
162 mb();
175 mb();
180 mb();
185 mb();
190 mb();
238 mb();
/drivers/net/wireless/brcm80211/brcmsmac/
H A Dtypes.h268 #define mboolset(mb, bit) ((mb) |= (bit))
270 #define mboolclr(mb, bit) ((mb) &= ~(bit))
272 #define mboolisset(mb, bit) (((mb) & (bit)) != 0)
273 #define mboolmaskset(mb, mask, val) ((mb) = (((mb) & ~(mask)) | (val)))
/drivers/isdn/hisax/
H A Disurf.c45 writeb(value, cs->hw.isurf.isac + offset); mb();
61 writeb(data[i], cs->hw.isurf.isac); mb();
80 writeb(value, cs->hw.isurf.isar + offset); mb();
115 writeb(0, cs->hw.isurf.isar + ISAR_IRQBIT); mb();
116 writeb(0xFF, cs->hw.isurf.isac + ISAC_MASK); mb();
117 writeb(0, cs->hw.isurf.isac + ISAC_MASK); mb();
118 writeb(ISAR_IRQMSK, cs->hw.isurf.isar + ISAR_IRQBIT); mb();
160 writeb(0, cs->hw.isurf.isar + ISAR_IRQBIT); mb();
/drivers/video/nvidia/
H A Dnv_local.h86 #define _NV_FENCE() mb();
93 mb(); \
/drivers/tty/
H A Damiserial.c200 mb();
202 mb();
221 mb();
224 mb();
263 mb();
265 mb();
342 mb();
345 mb();
355 mb();
360 mb();
[all...]

Completed in 2389 milliseconds

123456789