a101014026be32a27e9d77d01e01ef08eb57e465 |
|
03-Jul-2012 |
Craig Topper <craig.topper@gmail.com> |
Add aliases for pblendvb, blendvpd, and blendvps instructions with the implicit xmm0 operand specified. Fixes PR13252. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@159644 91177308-0d34-0410-b5e6-96231b3b80d8
/external/llvm/test/MC/X86/x86-32-coverage.s
|
28a713b20ad17f9a02d4677d8a2fea0edb208418 |
|
19-Feb-2012 |
Craig Topper <craig.topper@gmail.com> |
Add vmfunc instruction to X86 assembler and disassembler. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@150899 91177308-0d34-0410-b5e6-96231b3b80d8
/external/llvm/test/MC/X86/x86-32-coverage.s
|
9e3d0b335111b2df73984a6cfd9ef1cd5d323872 |
|
18-Feb-2012 |
Craig Topper <craig.topper@gmail.com> |
Add X86 assembler and disassembler support for AMD SVM instructions. Original patch by Kay Tiong Khoo. Few tweaks by me for code density and to reduce replication. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@150873 91177308-0d34-0410-b5e6-96231b3b80d8
/external/llvm/test/MC/X86/x86-32-coverage.s
|
55c4127134d127ccd52cc2f4115af00084b28807 |
|
27-Oct-2011 |
Kevin Enderby <enderby@apple.com> |
Change the sysexit mnemonic (and sysexitl) to never have the REX.W prefix and not depend on In32BitMode. Use the sysexitq mnemonic for the version with the REX.W prefix and only allow it only In64BitMode. rdar://9738584 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@143112 91177308-0d34-0410-b5e6-96231b3b80d8
/external/llvm/test/MC/X86/x86-32-coverage.s
|
5de728cfe1a922ac9b13546dca94526b2fa693b6 |
|
28-Jul-2011 |
Evan Cheng <evan.cheng@apple.com> |
Emit an error is asm parser parsed X86_64 only registers, e.g. %rax, %sil. This can happen in cases where TableGen generated asm matcher cannot check whether a register operand is in the right register class. e.g. mem operands. rdar://8204588 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@136292 91177308-0d34-0410-b5e6-96231b3b80d8
/external/llvm/test/MC/X86/x86-32-coverage.s
|
c37d4bbf1f33c5e4b1c2f1bf1a6e2cae2ae5603a |
|
28-Jul-2011 |
Kevin Enderby <enderby@apple.com> |
Fix llvm-mc handing of x86 instructions that take 8-bit unsigned immediates. llvm-mc gives an "invalid operand" error for instructions that take an unsigned immediate which have the high bit set such as: pblendw $0xc5, %xmm2, %xmm1 llvm-mc treats all x86 immediates as signed values and range checks them. A small number of x86 instructions use the imm8 field as a set of bits. This change only changes those instructions and where the high bit is not ignored. The others remain unchanged. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@136287 91177308-0d34-0410-b5e6-96231b3b80d8
/external/llvm/test/MC/X86/x86-32-coverage.s
|
a390a1aa48d8fa5085aa51b950f00d79dbb0c646 |
|
23-Jun-2011 |
Eli Friedman <eli.friedman@gmail.com> |
Add support for movntil/movntiq mnemonics. Reported on llvmdev. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@133759 91177308-0d34-0410-b5e6-96231b3b80d8
/external/llvm/test/MC/X86/x86-32-coverage.s
|
b65122c8736e6f8795043ca9885feb676781af4a |
|
04-May-2011 |
Eric Christopher <echristo@apple.com> |
Remove some random comments that snuck in from somewhere. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@130812 91177308-0d34-0410-b5e6-96231b3b80d8
/external/llvm/test/MC/X86/x86-32-coverage.s
|
2fc496fcf5c5caf3e6af755d2c8fc97686cc2dd2 |
|
03-May-2011 |
Eric Christopher <echristo@apple.com> |
xmm0 is an implicit parameter in this and so shouldn't be in the string template. Fixes rdar://8493866 git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@130747 91177308-0d34-0410-b5e6-96231b3b80d8
/external/llvm/test/MC/X86/x86-32-coverage.s
|
c25e8d8cea7af83b5538ac0e521366d06c9720d9 |
|
15-Apr-2011 |
Joerg Sonnenberger <joerg@bec.de> |
Add encoding tests for flds/filds git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@129589 91177308-0d34-0410-b5e6-96231b3b80d8
/external/llvm/test/MC/X86/x86-32-coverage.s
|
97755a063eb65705e928550b048ecb921c83545c |
|
18-Feb-2011 |
Joerg Sonnenberger <joerg@bec.de> |
Recognize leavel and leaveq aliases for leave. Validate encoding of leave in 64bit mode. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@125795 91177308-0d34-0410-b5e6-96231b3b80d8
/external/llvm/test/MC/X86/x86-32-coverage.s
|
db28788e4ae01c3fa8003773fc236768e87f6917 |
|
06-Nov-2010 |
Chris Lattner <sabre@nondot.org> |
go to great lengths to work around a GAS bug my previous patch exposed: GAS doesn't accept "fcomip %st(1)", it requires "fcomip %st(1), %st(0)" even though st(0) is implicit in all other fp stack instructions. Fortunately, there is an alias for fcomip named "fcompi" and gas does accept the default argument for the alias (boggle!). As such, switch the canonical form of this instruction to "pi" instead of "ip". This makes the code generator and disassembler generate pi, avoiding the gas bug. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@118356 91177308-0d34-0410-b5e6-96231b3b80d8
/external/llvm/test/MC/X86/x86-32-coverage.s
|
235705b9ca08b66532528930adf9d9c23fd7b42b |
|
06-Nov-2010 |
Chris Lattner <sabre@nondot.org> |
change the fp comparison instructions to not have %st0 explicitly listed in its asm string, for consistency with the other similar instructions. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@118354 91177308-0d34-0410-b5e6-96231b3b80d8
/external/llvm/test/MC/X86/x86-32-coverage.s
|
4164f6bbbf4ebce676e8a6c0a0cf7a78ef46a0f3 |
|
01-Nov-2010 |
Chris Lattner <sabre@nondot.org> |
make the asm matcher emitter reject instructions that have comments in their asmstring. Fix the two x86 "NOREX" instructions that have them. If these comments are important, the instlowering stuff can print them. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@117897 91177308-0d34-0410-b5e6-96231b3b80d8
/external/llvm/test/MC/X86/x86-32-coverage.s
|
0966ec08610c02c8556105f2fff88a7e7247a549 |
|
22-Oct-2010 |
Andrew Trick <atrick@apple.com> |
Reverting r117031 to cleanup valgrind errors. It doesn't look like anything is wrong with the checkin, but the new test cases expose a mem bug in AsmParser. git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@117087 91177308-0d34-0410-b5e6-96231b3b80d8
/external/llvm/test/MC/X86/x86-32-coverage.s
|
0b9325c97d031ab0e9a240d69a2be11ec1559e37 |
|
21-Oct-2010 |
Kevin Enderby <enderby@apple.com> |
More tweaks to X86 instructions to allow the 'w' suffix in places it makes sense, when the instruction takes the 16-bit ax register or m16 memory location. These changes to llvm-mc matches what the darwin assembler allows for these instructions. Also added the missing flex (without the wait prefix) and ud2a as an alias to ud2 (still to add ud2b). git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@117031 91177308-0d34-0410-b5e6-96231b3b80d8
/external/llvm/test/MC/X86/x86-32-coverage.s
|
3286db670c689104c0df4f98fbb4a66f6e4d2db5 |
|
01-Oct-2010 |
Chris Lattner <sabre@nondot.org> |
move X86 subdir up a level git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@115292 91177308-0d34-0410-b5e6-96231b3b80d8
/external/llvm/test/MC/X86/x86-32-coverage.s
|