Searched refs:StackPtr (Results 1 - 25 of 25) sorted by relevance

/external/llvm/lib/Target/X86/
H A DX86RegisterInfo.h44 /// StackPtr - X86 physical register used as stack ptr.
46 unsigned StackPtr; member in class:llvm::X86RegisterInfo
125 unsigned getStackRegister() const { return StackPtr; }
H A DX86FrameLowering.cpp147 unsigned StackPtr, int64_t NumBytes,
186 MI = addRegOffset(BuildMI(MBB, MBBI, DL, TII.get(Opc), StackPtr),
187 StackPtr, false, isSub ? -ThisVal : ThisVal);
189 MI = BuildMI(MBB, MBBI, DL, TII.get(Opc), StackPtr)
190 .addReg(StackPtr)
205 unsigned StackPtr, uint64_t *NumBytes = NULL) {
213 PI->getOperand(0).getReg() == StackPtr) {
219 PI->getOperand(0).getReg() == StackPtr) {
230 unsigned StackPtr, uint64_t *NumBytes = NULL) {
242 NI->getOperand(0).getReg() == StackPtr) {
146 emitSPUpdate(MachineBasicBlock &MBB, MachineBasicBlock::iterator &MBBI, unsigned StackPtr, int64_t NumBytes, bool Is64Bit, bool IsLP64, bool UseLEA, const TargetInstrInfo &TII, const TargetRegisterInfo &TRI) argument
[all...]
H A DX86JITInfo.cpp303 void LLVMX86CompilationCallback2(intptr_t *StackPtr, intptr_t RetAddr);
343 LLVM_LIBRARY_VISIBILITY void LLVMX86CompilationCallback2(intptr_t *StackPtr, argument
345 intptr_t *RetAddrLoc = &StackPtr[1];
364 << " ESP=" << (void*)StackPtr
H A DX86RegisterInfo.cpp74 StackPtr = X86::RSP;
78 StackPtr = X86::ESP;
476 BasePtr = (FrameIndex < 0 ? FramePtr : StackPtr);
478 BasePtr = StackPtr;
480 BasePtr = (TFI->hasFP(MF) ? FramePtr : StackPtr);
512 return TFI->hasFP(MF) ? FramePtr : StackPtr;
H A DX86ISelLowering.h802 SDValue LowerMemOpCallTo(SDValue Chain, SDValue StackPtr, SDValue Arg,
H A DX86ISelLowering.cpp2417 SDValue StackPtr, SDValue Arg,
2423 PtrOff = DAG.getNode(ISD::ADD, dl, getPointerTy(), StackPtr, PtrOff);
2558 SDValue StackPtr; local
2622 if (StackPtr.getNode() == 0)
2623 StackPtr = DAG.getCopyFromReg(Chain, dl, RegInfo->getStackRegister(),
2625 MemOpChains.push_back(LowerMemOpCallTo(Chain, StackPtr, Arg,
2711 if (StackPtr.getNode() == 0)
2712 StackPtr = DAG.getCopyFromReg(Chain, dl,
2715 Source = DAG.getNode(ISD::ADD, dl, getPointerTy(), StackPtr, Source);
15815 SDValue StackPtr local
2416 LowerMemOpCallTo(SDValue Chain, SDValue StackPtr, SDValue Arg, SDLoc dl, SelectionDAG &DAG, const CCValAssign &VA, ISD::ArgFlagsTy Flags) const argument
[all...]
/external/giflib/
H A Dgif_lib_private.h42 StackPtr, /* For character stack (see below). */ member in struct:GifFilePrivateType
H A Ddgif_lib.c761 Private->StackPtr = 0; /* No pixels on the pixel stack. */
783 int j, CrntCode, EOFCode, ClearCode, CrntPrefix, LastCode, StackPtr; local
788 StackPtr = Private->StackPtr;
796 if (StackPtr > LZ_MAX_CODE) {
800 if (StackPtr != 0) {
802 while (StackPtr != 0 && i < LineLen)
803 Line[i++] = Stack[--StackPtr];
844 Stack[StackPtr++] = DGifGetPrefixChar(Prefix,
856 * defective image, we use StackPtr a
[all...]
/external/llvm/lib/Transforms/Utils/
H A DLowerInvoke.cpp96 AllocaInst *InvokeNum, AllocaInst *StackPtr,
200 AllocaInst *StackPtr,
223 new StoreInst(StackSaveRet, StackPtr, true, II); // volatile
231 new LoadInst(StackPtr, "stackptr.restore", true,
457 AllocaInst *StackPtr = new AllocaInst(Type::getInt8PtrTy(F.getContext()), 0, local
506 rewriteExpensiveInvoke(Invokes[i], i+1, InvokeNum, StackPtr, CatchSwitch);
198 rewriteExpensiveInvoke(InvokeInst *II, unsigned InvokeNo, AllocaInst *InvokeNum, AllocaInst *StackPtr, SwitchInst *CatchSwitch) argument
/external/llvm/lib/CodeGen/SelectionDAG/
H A DLegalizeTypesGeneric.cpp157 SDValue StackPtr = DAG.CreateStackTemporary(InVT, Alignment); local
158 int SPFI = cast<FrameIndexSDNode>(StackPtr.getNode())->getIndex();
162 SDValue Store = DAG.getStore(DAG.getEntryNode(), dl, InOp, StackPtr, PtrInfo,
166 Lo = DAG.getLoad(NOutVT, dl, Store, StackPtr, PtrInfo,
171 StackPtr = DAG.getNode(ISD::ADD, dl, StackPtr.getValueType(), StackPtr,
175 Hi = DAG.getLoad(NOutVT, dl, Store, StackPtr,
H A DLegalizeDAG.cpp340 SDValue StackPtr = DAG.CreateStackTemporary(StoredVT, RegVT); local
344 Val, StackPtr, MachinePointerInfo(),
353 SDValue Load = DAG.getLoad(RegVT, dl, Store, StackPtr,
363 StackPtr = DAG.getNode(ISD::ADD, dl, StackPtr.getValueType(), StackPtr,
375 SDValue Load = DAG.getExtLoad(ISD::EXTLOAD, dl, RegVT, Store, StackPtr,
467 SDValue StackPtr = StackBase; local
479 Stores.push_back(DAG.getStore(Load.getValue(1), dl, Load, StackPtr,
484 StackPtr
592 SDValue StackPtr = DAG.CreateStackTemporary(VT); local
[all...]
H A DLegalizeVectorTypes.cpp766 SDValue StackPtr = DAG.CreateStackTemporary(VecVT); local
767 SDValue Store = DAG.getStore(DAG.getEntryNode(), dl, Vec, StackPtr,
772 SDValue EltPtr = GetVectorElementPointer(StackPtr, EltVT, Idx);
780 Lo = DAG.getLoad(Lo.getValueType(), dl, Store, StackPtr, MachinePointerInfo(),
785 StackPtr = DAG.getNode(ISD::ADD, dl, StackPtr.getValueType(), StackPtr,
789 Hi = DAG.getLoad(Hi.getValueType(), dl, Store, StackPtr, MachinePointerInfo(),
1230 SDValue StackPtr = DAG.CreateStackTemporary(VecVT);
1231 SDValue Store = DAG.getStore(DAG.getEntryNode(), dl, Vec, StackPtr,
[all...]
H A DLegalizeTypes.cpp890 SDValue StackPtr = DAG.CreateStackTemporary(Op.getValueType(), DestVT); local
892 SDValue Store = DAG.getStore(DAG.getEntryNode(), dl, Op, StackPtr,
895 return DAG.getLoad(DestVT, dl, Store, StackPtr, MachinePointerInfo(),
/external/llvm/lib/Target/Sparc/
H A DSparcISelLowering.cpp747 SDValue StackPtr = DAG.getRegister(SP::O6, MVT::i32); local
749 PtrOff = DAG.getNode(ISD::ADD, dl, MVT::i32, StackPtr, PtrOff);
764 SDValue StackPtr = DAG.getRegister(SP::O6, MVT::i32); local
766 PtrOff = DAG.getNode(ISD::ADD, dl, MVT::i32, StackPtr, PtrOff);
774 SDValue StackPtr = DAG.CreateStackTemporary(MVT::f64, MVT::i32); local
776 Arg, StackPtr, MachinePointerInfo(),
779 SDValue Hi = DAG.getLoad(MVT::i32, dl, Store, StackPtr,
782 StackPtr = DAG.getNode(ISD::ADD, dl, StackPtr.getValueType(), StackPtr,
797 SDValue StackPtr = DAG.getRegister(SP::O6, MVT::i32); local
807 SDValue StackPtr = DAG.getRegister(SP::O6, MVT::i32); local
838 SDValue StackPtr = DAG.getRegister(SP::O6, MVT::i32); local
[all...]
/external/llvm/lib/CodeGen/
H A DSjLjEHPrepare.cpp429 Value *StackPtr = Builder.CreateConstGEP2_32(JBufPtr, 0, 2, "jbuf_sp_gep"); local
432 Builder.CreateStore(Val, StackPtr, /*isVolatile=*/true);
489 Instruction *StoreStackAddr = new StoreInst(StackAddr, StackPtr, true);
/external/llvm/lib/Target/Mips/
H A DMipsISelLowering.h389 SmallVectorImpl<SDValue> &MemOpChains, SDValue StackPtr,
407 SDValue passArgOnStack(SDValue StackPtr, unsigned Offset, SDValue Chain,
H A DMipsISelLowering.cpp2253 MipsTargetLowering::passArgOnStack(SDValue StackPtr, unsigned Offset, argument
2257 SDValue PtrOff = DAG.getNode(ISD::ADD, DL, getPointerTy(), StackPtr,
2378 SDValue StackPtr = DAG.getCopyFromReg(Chain, DL, local
2401 passByValArg(Chain, DL, RegsToPass, MemOpChains, StackPtr, MFI, DAG, Arg,
2454 MemOpChains.push_back(passArgOnStack(StackPtr, VA.getLocMemOffset(),
3390 SmallVectorImpl<SDValue> &MemOpChains, SDValue StackPtr,
3474 SDValue Dst = DAG.getNode(ISD::ADD, DL, PtrTy, StackPtr,
3388 passByValArg(SDValue Chain, SDLoc DL, std::deque< std::pair<unsigned, SDValue> > &RegsToPass, SmallVectorImpl<SDValue> &MemOpChains, SDValue StackPtr, MachineFrameInfo *MFI, SelectionDAG &DAG, SDValue Arg, const MipsCC &CC, const ByValArgInfo &ByVal, const ISD::ArgFlagsTy &Flags, bool isLittle) const argument
/external/llvm/lib/Target/X86/MCTargetDesc/
H A DX86MCTargetDesc.cpp293 unsigned StackPtr = is64Bit ? X86::RSP : X86::ESP; local
295 0, MRI.getDwarfRegNum(StackPtr, true), -stackGrowth);
/external/llvm/lib/Target/ARM/
H A DARMISelLowering.h422 SDValue &StackPtr,
431 SDValue LowerMemOpCallTo(SDValue Chain, SDValue StackPtr, SDValue Arg,
H A DARMISelLowering.cpp1355 SDValue StackPtr, SDValue Arg,
1361 PtrOff = DAG.getNode(ISD::ADD, dl, getPointerTy(), StackPtr, PtrOff);
1371 SDValue &StackPtr,
1383 if (StackPtr.getNode() == 0)
1384 StackPtr = DAG.getCopyFromReg(Chain, dl, ARM::SP, getPointerTy());
1386 MemOpChains.push_back(LowerMemOpCallTo(Chain, StackPtr, fmrrd.getValue(1),
1451 SDValue StackPtr = DAG.getCopyFromReg(Chain, dl, ARM::SP, getPointerTy()); local
1493 VA, ArgLocs[++i], StackPtr, MemOpChains, Flags);
1498 VA, ArgLocs[++i], StackPtr, MemOpChains, Flags);
1502 MemOpChains.push_back(LowerMemOpCallTo(Chain, StackPtr, Op
1354 LowerMemOpCallTo(SDValue Chain, SDValue StackPtr, SDValue Arg, SDLoc dl, SelectionDAG &DAG, const CCValAssign &VA, ISD::ArgFlagsTy Flags) const argument
1367 PassF64ArgInRegs(SDLoc dl, SelectionDAG &DAG, SDValue Chain, SDValue &Arg, RegsToPassVector &RegsToPass, CCValAssign &VA, CCValAssign &NextVA, SDValue &StackPtr, SmallVectorImpl<SDValue> &MemOpChains, ISD::ArgFlagsTy Flags) const argument
[all...]
/external/llvm/lib/Target/MSP430/
H A DMSP430ISelLowering.cpp486 SDValue StackPtr; local
516 if (StackPtr.getNode() == 0)
517 StackPtr = DAG.getCopyFromReg(Chain, dl, MSP430::SPW, getPointerTy());
520 StackPtr,
/external/llvm/lib/Target/PowerPC/
H A DPPCISelLowering.cpp3107 SDValue StackPtr; local
3109 StackPtr = DAG.getRegister(PPC::X1, MVT::i64);
3111 StackPtr = DAG.getRegister(PPC::R1, MVT::i32);
3112 PtrOff = DAG.getNode(ISD::ADD, dl, PtrVT, StackPtr,
3616 SDValue StackPtr = DAG.getRegister(PPC::R1, MVT::i32); local
3644 PtrOff = DAG.getNode(ISD::ADD, dl, getPointerTy(), StackPtr, PtrOff);
3678 PtrOff = DAG.getNode(ISD::ADD, dl, getPointerTy(), StackPtr, PtrOff);
3806 SDValue StackPtr = DAG.getRegister(PPC::X1, MVT::i64); local
3841 PtrOff = DAG.getConstant(ArgOffset, StackPtr.getValueType());
3843 PtrOff = DAG.getNode(ISD::ADD, dl, PtrVT, StackPtr, PtrOf
4178 SDValue StackPtr; local
4539 SDValue StackPtr = DAG.getRegister(SP, PtrVT); local
[all...]
/external/llvm/lib/Target/Hexagon/
H A DHexagonISelLowering.cpp452 SDValue StackPtr = local
482 SDValue PtrOff = DAG.getConstant(LocMemOffset, StackPtr.getValueType());
483 PtrOff = DAG.getNode(ISD::ADD, dl, MVT::i32, StackPtr, PtrOff);
/external/llvm/lib/Target/SystemZ/
H A DSystemZISelLowering.cpp726 SDValue StackPtr; local
750 if (!StackPtr.getNode())
751 StackPtr = DAG.getCopyFromReg(Chain, DL, SystemZ::R15D, PtrVT);
755 SDValue Address = DAG.getNode(ISD::ADD, DL, PtrVT, StackPtr,
/external/llvm/lib/Target/AArch64/
H A DAArch64ISelLowering.cpp1207 SDValue StackPtr = DAG.getCopyFromReg(Chain, dl, AArch64::XSP, local
1281 DstAddr = DAG.getNode(ISD::ADD, dl, getPointerTy(), StackPtr, PtrOff);

Completed in 583 milliseconds