Searched refs:writeback (Results 1 - 13 of 13) sorted by relevance

/external/clang/lib/CodeGen/
H A DCGCall.h67 /// A value to "use" after the writeback, or null.
91 Writeback writeback; local
92 writeback.Source = srcLV;
93 writeback.Temporary = temporary;
94 writeback.ToUse = toUse;
95 Writebacks.push_back(writeback);
H A DCGCall.cpp1793 /// Emit the actual writing-back of a writeback.
1795 const CallArgList::Writeback &writeback) {
1796 const LValue &srcLV = writeback.Source;
1799 "shouldn't have writeback for provably null argument");
1807 llvm::BasicBlock *writebackBB = CGF.createBasicBlock("icr.writeback");
1815 // Load the value to writeback.
1816 llvm::Value *value = CGF.Builder.CreateLoad(writeback.Temporary);
1821 "icr.writeback-cast");
1823 // Perform the writeback.
1830 if (writeback
1794 emitWriteback(CodeGenFunction &CGF, const CallArgList::Writeback &writeback) argument
[all...]
/external/llvm/test/MC/ARM/
H A Dthumb-diagnostics.s41 @ Invalid writeback and register lists for LDM
48 @ CHECK-ERRORS: error: writeback operator '!' expected
51 @ CHECK-ERRORS: error: writeback operator '!' not allowed when base register in register list
56 @ Invalid writeback and register lists for PUSH/POP
67 @ Invalid writeback and register lists for STM
/external/oprofile/events/i386/nehalem/
H A Dunit_masks332 0x10 l1d_wb Counts L1D writeback operations to the L2
333 0x20 fill Counts L2 cache line fill operations due to load, RFO, L1D writeback or prefetch
334 0x40 wb Counts L2 writeback operations to the LLC
/external/oprofile/events/mips/sb1/
H A Devents48 event:0xd counters:1,2,3 um:zero minimum:500 name:VICTIM_WRITEBACK :A writeback occurs due to replacement
/external/llvm/lib/Target/ARM/Disassembler/
H A DARMDisassembler.cpp1453 // On stores, the writeback operand precedes Rt.
1473 // On loads, the writeback operand comes after Rt.
1497 bool writeback = (P == 0) || (W == 1); local
1499 if (P && writeback)
1501 else if (!P && writeback)
1504 if (writeback && (Rn == 15 || Rn == Rt))
1604 bool writeback = (W == 1) | (P == 0); local
1626 if (writeback && (Rn == 15 || Rn == Rt || Rn == Rt2))
1640 if (writeback && (Rn == 15 || Rn == Rt))
1657 if (!type && writeback
4731 bool writeback = (W == 1) | (P == 0); local
4768 bool writeback = (W == 1) | (P == 0); local
[all...]
/external/oprofile/events/i386/westmere/
H A Dunit_masks171 0x10 l1d_wb L1D writeback to L2 transactions
173 0x40 wb L2 writeback to LLC transactions
/external/oprofile/events/i386/atom/
H A Devents46 event:0x67 counters:0,1 um:core,agent minimum:500 name:BUS_TRANS_WB : Explicit writeback bus transactions
/external/qemu/
H A Darm-dis.c3455 bfd_boolean writeback = false, postind = false; local
3485 writeback = true;
3490 writeback = true;
3514 func (stream, writeback ? "]!" : "]");
/external/oprofile/events/x86-64/family11h/
H A Devents61 event:0x7f counters:0,1,2,3 um:l2_fill minimum:500 name:L2_CACHE_FILL_WRITEBACK : L2 fill/writeback
/external/oprofile/events/x86-64/hammer/
H A Devents61 event:0x7f counters:0,1,2,3 um:l2_fill minimum:500 name:L2_CACHE_FILL_WRITEBACK : L2 fill/writeback
/external/qemu/target-arm/
H A Dtranslate.c3424 /* writeback */
6539 /* Base writeback. */
6580 /* Base writeback. */
7220 /* Perform base writeback before the loaded value to
7222 ldrd with base writeback is is undefined if the
7886 /* Base writeback. */
7960 /* Base writeback. */
8042 /* Base register writeback. */
8046 /* Fault if writeback register is in register list. */
8702 int writeback local
[all...]
/external/valgrind/main/none/tests/arm/
H A Dvfp.stdout.exp904 ---- VLDM (Increment After, writeback) ----
950 ---- VSTM (Increment After, no writeback) ----
983 ---- VSTM (Increment After, writeback) ----

Completed in 1019 milliseconds