Search

Home

Sort by

Searched defs:second (Results 1 - 7 of 7) sorted by relevance

/art/compiler/optimizing/
H A D	register_allocator_test.cc	739 HInstruction* second = new (allocator) HParameterValue(0, Primitive::kPrimInt); local 741 entry->AddInstruction(second); 747 div = new (allocator) HDiv(Primitive::kPrimInt, first, second, 0); // don't care about dex_pc. 828 LiveInterval second = BuildInterval(ranges2, arraysize(ranges2), &allocator, -1, two); local 829 locations = new (&allocator) LocationSummary(second->GetDefinedBy(), LocationSummary::kNoCall); 865 register_allocator.unhandled_core_intervals_.Add(second); 878 intervals.Add(second);
H A D	builder.cc	199 HInstruction* second = LoadLocal(instruction.VRegB(), Primitive::kPrimInt); local 200 T* comparison = new (arena_) T(first, second); 460 HInstruction* second = LoadLocal(instruction.VRegC(), type); local 461 current_block_->AddInstruction(new (arena_) T(type, first, second)); 470 HInstruction* second = LoadLocal(instruction.VRegC(), type); local 471 current_block_->AddInstruction(new (arena_) T(type, first, second, dex_pc)); 479 HInstruction* second = LoadLocal(instruction.VRegC(), Primitive::kPrimInt); local 480 current_block_->AddInstruction(new (arena_) T(type, first, second)); 489 HInstruction* second = LoadLocal(instruction.VRegC(), type); local 490 current_block_->AddInstruction(new (arena_) HCompare(type, first, second, bia 497 HInstruction* second = LoadLocal(instruction.VRegB(), type); local 505 HInstruction* second = LoadLocal(instruction.VRegB(), Primitive::kPrimInt); local 515 HInstruction* second = LoadLocal(instruction.VRegB(), type); local 523 HInstruction* second = graph_->GetIntConstant(instruction.VRegC_22s()); local 534 HInstruction* second = graph_->GetIntConstant(instruction.VRegC_22b()); local 994 HInstruction* second = nullptr; local [all...]
H A D	code_generator_arm.cc	1975 Location second = locations->InAt(1); local 1978 if (second.IsRegister()) { 1981 ShifterOperand(second.AsRegister<Register>())); 1985 second.GetConstant()->AsIntConstant()->GetValue()); 1990 DCHECK(second.IsRegisterPair()); 1993 ShifterOperand(second.AsRegisterPairLow<Register>())); 1996 ShifterOperand(second.AsRegisterPairHigh<Register>())); 2003 second.AsFpuRegister<SRegister>()); 2009 FromLowSToD(second.AsFpuRegisterPairLow<SRegister>())); 2050 Location second local 2125 Location second = locations->InAt(1); local 2238 Location second = locations->InAt(1); local 2356 Location second = locations->InAt(1); local 2484 Location second = locations->InAt(1); local 3746 DRegister second = FromLowSToD(destination.AsFpuRegisterPairLow<SRegister>()); local 4030 Register second = locations->InAt(1).AsRegister<Register>(); local 4043 Location second = locations->InAt(1); local [all...]
H A D	code_generator_x86.cc	1954 Location second = locations->InAt(1); local 1959 if (second.IsRegister()) { 1961 __ addl(out.AsRegister<Register>(), second.AsRegister<Register>()); 1964 first.AsRegister<Register>(), second.AsRegister<Register>(), TIMES_1, 0)); 1966 } else if (second.IsConstant()) { 1967 int32_t value = second.GetConstant()->AsIntConstant()->GetValue(); 1975 __ addl(first.AsRegister<Register>(), Address(ESP, second.GetStackIndex())); 1981 if (second.IsRegisterPair()) { 1982 __ addl(first.AsRegisterPairLow<Register>(), second.AsRegisterPairLow<Register>()); 1983 __ adcl(first.AsRegisterPairHigh<Register>(), second 2043 Location second = locations->InAt(1); local 2124 Location second = locations->InAt(1); local 2285 Location second = locations->InAt(1); local 2466 Location second = locations->InAt(1); local 2585 Location second = locations->InAt(1); local 2765 Location second = locations->InAt(1); local 4514 Location second = locations->InAt(1); local [all...]
H A D	code_generator_x86_64.cc	2113 Location second = locations->InAt(1); local 2118 if (second.IsRegister()) { 2120 __ addl(out.AsRegister<CpuRegister>(), second.AsRegister<CpuRegister>()); 2123 first.AsRegister<CpuRegister>(), second.AsRegister<CpuRegister>(), TIMES_1, 0)); 2125 } else if (second.IsConstant()) { 2128 Immediate(second.GetConstant()->AsIntConstant()->GetValue())); 2131 first.AsRegister<CpuRegister>(), second.GetConstant()->AsIntConstant()->GetValue())); 2135 __ addl(first.AsRegister<CpuRegister>(), Address(CpuRegister(RSP), second.GetStackIndex())); 2141 if (second.IsRegister()) { 2143 __ addq(out.AsRegister<CpuRegister>(), second 2227 Location second = locations->InAt(1); local 2322 Location second = locations->InAt(1); local 2415 Location second = locations->InAt(1); local 2466 Location second = locations->InAt(1); local 2507 Location second = locations->InAt(1); local 2553 Location second = locations->InAt(1); local 2680 Location second = locations->InAt(1); local 2763 Location second = locations->InAt(1); local 2938 Location second = locations->InAt(1); local 4352 Location second = locations->InAt(1); local [all...]
H A D	nodes.h	279 HBasicBlock* FindCommonDominator(HBasicBlock* first, HBasicBlock* second) const; 307 constant = cached_constant->second; 1939 HCondition(HInstruction* first, HInstruction* second) argument 1940 : HBinaryOperation(Primitive::kPrimBoolean, first, second), 1965 HEqual(HInstruction* first, HInstruction* second) argument 1966 : HCondition(first, second) {} 1989 HNotEqual(HInstruction* first, HInstruction* second) argument 1990 : HCondition(first, second) {} 2013 HLessThan(HInstruction* first, HInstruction* second) argument 2014 : HCondition(first, second) {} 2035 HLessThanOrEqual(HInstruction* first, HInstruction* second) argument 2057 HGreaterThan(HInstruction* first, HInstruction* second) argument 2079 HGreaterThanOrEqual(HInstruction* first, HInstruction* second) argument 2112 HCompare(Primitive::Type type, HInstruction* first, HInstruction* second, Bias bias, uint32_t dex_pc) argument [all...]
/art/compiler/dex/
H A D	mir_optimization.cc	1708 const std::set<uint32_t>& reg_set = map_it->second; 1862 bool MIRGraph::HasAntiDependency(MIR* first, MIR* second) { argument 1864 DCHECK(second->ssa_rep != nullptr); 1865 if ((second->ssa_rep->num_defs > 0) && (first->ssa_rep->num_uses > 0)) { 1866 int vreg0 = SRegToVReg(second->ssa_rep->defs[0]); 1867 int vreg1 = (second->ssa_rep->num_defs == 2) ? 1868 SRegToVReg(second->ssa_rep->defs[1]) : INVALID_VREG; 1965 CombineMultiplyAdd(map_it->second, mir, true /* product is the first addend /, 1970 CombineMultiplyAdd(map_it->second, mir, false / product is the second adden [all...]

Completed in 1528 milliseconds