/external/llvm/lib/Target/SystemZ/ |
H A D | SystemZMachineFunctionInfo.h | 35 // Get and set the first call-saved GPR that should be saved and restored 40 // Get and set the last call-saved GPR that should be saved and restored 48 void setVarArgsFirstGPR(unsigned GPR) { VarArgsFirstGPR = GPR; } argument
|
/external/valgrind/VEX/priv/ |
H A D | host_mips_defs.h | 43 #define GPR(_mode64, _enc, _ix64, _ix32) \ macro 55 ST_IN HReg hregMIPS_GPR16 ( Bool mode64 ) { return GPR(mode64, 16, 0, 0); } 56 ST_IN HReg hregMIPS_GPR17 ( Bool mode64 ) { return GPR(mode64, 17, 1, 1); } 57 ST_IN HReg hregMIPS_GPR18 ( Bool mode64 ) { return GPR(mode64, 18, 2, 2); } 58 ST_IN HReg hregMIPS_GPR19 ( Bool mode64 ) { return GPR(mode64, 19, 3, 3); } 59 ST_IN HReg hregMIPS_GPR20 ( Bool mode64 ) { return GPR(mode64, 20, 4, 4); } 60 ST_IN HReg hregMIPS_GPR21 ( Bool mode64 ) { return GPR(mode64, 21, 5, 5); } 61 ST_IN HReg hregMIPS_GPR22 ( Bool mode64 ) { return GPR(mode64, 22, 6, 6); } 63 ST_IN HReg hregMIPS_GPR12 ( Bool mode64 ) { return GPR(mode64, 12, 7, 7); } 64 ST_IN HReg hregMIPS_GPR13 ( Bool mode64 ) { return GPR(mode6 118 #undef GPR macro [all...] |
H A D | host_ppc_defs.h | 48 #define GPR(_mode64, _enc, _ix64, _ix32) \ macro 60 ST_IN HReg hregPPC_GPR3 ( Bool mode64 ) { return GPR(mode64, 3, 0, 0); } 61 ST_IN HReg hregPPC_GPR4 ( Bool mode64 ) { return GPR(mode64, 4, 1, 1); } 62 ST_IN HReg hregPPC_GPR5 ( Bool mode64 ) { return GPR(mode64, 5, 2, 2); } 63 ST_IN HReg hregPPC_GPR6 ( Bool mode64 ) { return GPR(mode64, 6, 3, 3); } 64 ST_IN HReg hregPPC_GPR7 ( Bool mode64 ) { return GPR(mode64, 7, 4, 4); } 65 ST_IN HReg hregPPC_GPR8 ( Bool mode64 ) { return GPR(mode64, 8, 5, 5); } 66 ST_IN HReg hregPPC_GPR9 ( Bool mode64 ) { return GPR(mode64, 9, 6, 6); } 67 ST_IN HReg hregPPC_GPR10 ( Bool mode64 ) { return GPR(mode64, 10, 7, 7); } 71 ST_IN HReg hregPPC_GPR11 ( Bool mode64 ) { return GPR(mode6 115 #undef GPR macro [all...] |
H A D | host_s390_defs.c | 62 static Int gpr_index[16]; // GPR regno -> register index 1505 s390_disasm(ENC3(MNM, GPR, GPR), "ar", r1, r2); 1515 s390_disasm(ENC3(MNM, GPR, GPR), "agr", r1, r2); 1525 s390_disasm(ENC3(MNM, GPR, UDXB), "a", r1, d2, x2, b2); 1535 s390_disasm(ENC3(MNM, GPR, SDXB), "ay", r1, dh2, dl2, x2, b2); 1545 s390_disasm(ENC3(MNM, GPR, SDXB), "ag", r1, dh2, dl2, x2, b2); 1557 s390_disasm(ENC3(MNM, GPR, INT), "afi", r1, i2); 1569 s390_disasm(ENC3(MNM, GPR, IN [all...] |
H A D | guest_s390_toIR.c | 1763 s390_disasm(ENC3(MNM, GPR, UINT), mnm, r1, i2); 1773 s390_disasm(ENC3(MNM, GPR, INT), mnm, r1, (Int)(Short)i2); 1783 s390_disasm(ENC3(MNM, GPR, PCREL), mnm, r1, (Int)(Short)i2); 1793 s390_disasm(ENC4(MNM, GPR, GPR, PCREL), mnm, r1, r3, (Int)(Short)i2); 1803 s390_disasm(ENC4(MNM, GPR, GPR, INT), mnm, r1, r3, (Int)(Short)i2); 1814 s390_disasm(ENC6(MNM, GPR, GPR, UINT, UINT, UINT), mnm, r1, r2, i3, i4, 1826 s390_disasm(ENC5(XMNM, GPR, GP [all...] |
/external/llvm/test/MC/Mips/ |
H A D | mips_abi_flags_xx.s | 51 # CHECK-OBJ-32R1-NEXT: GPR size: 32 52 # CHECK-OBJ-32R6-NEXT: GPR size: 32 53 # CHECK-OBJ-64R2-NEXT: GPR size: 64
|
H A D | mips_abi_flags_xx_set.s | 35 # CHECK-OBJ-NEXT: GPR size: 32
|
/external/swiftshader/third_party/subzero/unittest/AssemblerX8664/ |
H A D | XmmArith.cpp | 1462 #define TestImplSXmmReg(Dst, GPR, Inst, Size, IntType) \ 1465 "(" #Dst ", " #GPR ", cvt" #Inst ", " #IntType ", f" #Size ")"; \ 1469 __ mov(IceType_i32, Encoded_GPR_##GPR(), Immediate(Inst##Size##SrcValue)); \ 1471 Encoded_GPR_##GPR()); \ 1481 #define TestImplSRegXmm(GPR, Src, Inst, IntSize, Size) \ 1484 "(" #GPR ", " #Src ", cvt" #Inst ", " #IntSize ", f" #Size ")"; \ 1487 __ mov(IceType_i32, Encoded_GPR_##GPR(), Immediate(Inst##Size##DstValue)); \ 1489 __ cvt##Inst(IceType_i##IntSize, Encoded_GPR_##GPR(), IceType_f##Size, \ 1497 test.GPR()) \ 1541 #define TestImplSRegAddr(GPR, Ins [all...] |
H A D | DataMov.cpp | 1356 #define TestMovmskGPRXmm(GPR, Src, Value1, Expected, Inst) \ 1359 "(" #GPR ", " #Src ", " #Value1 ", " #Expected ", " #Inst ")"; \ 1364 __ Inst(IceType_v4f32, Encoded_GPR_##GPR(), Encoded_Xmm_##Src()); \ 1370 ASSERT_EQ(Expected, test.GPR()) << TestString; \ 1374 #define TestMovmsk(GPR, Src) \ 1376 TestMovmskGPRXmm(GPR, Src, (-1.0, 1.0, -1.0, 1.0), 0x05ul, movmsk); \
|
/external/swiftshader/third_party/subzero/unittest/AssemblerX8632/ |
H A D | XmmArith.cpp | 1389 #define TestImplSXmmReg(Dst, GPR, Inst, Size) \ 1392 "(" #Dst ", " #GPR ", cvt" #Inst ", f" #Size ")"; \ 1396 __ mov(IceType_i32, GPRRegister::Encoded_Reg_##GPR, \ 1399 GPRRegister::Encoded_Reg_##GPR); \ 1409 #define TestImplSRegXmm(GPR, Src, Inst, Size) \ 1412 "(" #GPR ", " #Src ", cvt" #Inst ", f" #Size ")"; \ 1415 __ mov(IceType_i32, GPRRegister::Encoded_Reg_##GPR, \ 1418 __ cvt##Inst(IceType_i32, GPRRegister::Encoded_Reg_##GPR, IceType_f##Size, \ 1425 ASSERT_EQ(static_cast<uint32_t>(Inst##Size##Expected), test.GPR()) \ 1470 #define TestImplSRegAddr(GPR, Ins [all...] |
H A D | DataMov.cpp | 968 #define TestMovmskGPRXmm(GPR, Src, Value1, Expected, Inst) \ 971 "(" #GPR ", " #Src ", " #Value1 ", " #Expected ", " #Inst ")"; \ 976 __ Inst(IceType_v4f32, GPRRegister::Encoded_Reg_##GPR, \ 983 ASSERT_EQ(Expected, test.GPR()) << TestString; \ 987 #define TestMovmsk(GPR, Src) \ 989 TestMovmskGPRXmm(GPR, Src, (-1.0, 1.0, -1.0, 1.0), 0x05ul, movmsk); \
|
/external/llvm/lib/Target/Hexagon/ |
H A D | HexagonGenPredicate.cpp | 407 Register GPR = MI->getOperand(i); local 408 Register Pred = getPredRegFor(GPR);
|
/external/kernel-headers/original/uapi/sound/ |
H A D | emu10k1.h | 98 #define GPR(x) (FXGPREGBASE + (x)) /* free GPRs: x = 0x00 - 0xff */ macro 275 unsigned int gpr_controls; /* count of GPR controls */ 287 unsigned int count; /* count of GPR (1..16) */ 288 unsigned short gpr[32]; /* GPR number(s) */ 314 unsigned int gpr_add_control_count; /* count of GPR controls to add/replace */ 315 struct snd_emu10k1_fx8010_control_gpr __user *gpr_add_controls; /* GPR controls to add/replace */ 317 unsigned int gpr_del_control_count; /* count of GPR controls to remove */ 318 struct snd_ctl_elem_id __user *gpr_del_controls; /* IDs of GPR controls to remove */ 320 unsigned int gpr_list_control_count; /* count of GPR controls to list */ 321 unsigned int gpr_list_control_total; /* total count of GPR control [all...] |
/external/llvm/test/MC/ARM/ |
H A D | eh-directive-save.s | 6 @ The .save directive records the GPR registers which are pushed to the
|
/external/swiftshader/third_party/LLVM/lib/Target/PowerPC/ |
H A D | PPCISelLowering.cpp | 1885 const unsigned *GPR = isPPC64 ? GPR_64 : GPR_32; local 1985 VReg = MF.addLiveIn(GPR[GPR_idx], &PPC::G8RCRegClass); 1987 VReg = MF.addLiveIn(GPR[GPR_idx], &PPC::GPRCRegClass); 2008 VReg = MF.addLiveIn(GPR[GPR_idx], &PPC::G8RCRegClass); 2010 VReg = MF.addLiveIn(GPR[GPR_idx], &PPC::GPRCRegClass); 2033 unsigned VReg = MF.addLiveIn(GPR[GPR_idx], &PPC::GPRCRegClass); 2047 unsigned VReg = MF.addLiveIn(GPR[GPR_idx], &PPC::G8RCRegClass); 2183 VReg = MF.addLiveIn(GPR[GPR_idx], &PPC::G8RCRegClass); 2185 VReg = MF.addLiveIn(GPR[GPR_idx], &PPC::GPRCRegClass); 2253 // The prolog code of the callee may store up to 8 GPR argumen 3141 const unsigned *GPR = isPPC64 ? GPR_64 : GPR_32; local [all...] |
/external/llvm/lib/Target/PowerPC/ |
H A D | PPCISelLowering.cpp | 3148 static const MCPhysReg GPR[] = { local 3161 const unsigned Num_GPR_Regs = array_lengthof(GPR); 3224 /* Compute GPR index associated with argument offset. */ 3280 unsigned VReg = MF.addLiveIn(GPR[GPR_idx++], &PPC::G8RCRegClass); 3316 unsigned VReg = MF.addLiveIn(GPR[GPR_idx], &PPC::G8RCRegClass); 3353 unsigned VReg = MF.addLiveIn(GPR[GPR_idx++], &PPC::G8RCRegClass); 3398 unsigned VReg = MF.addLiveIn(GPR[GPR_idx++], &PPC::G8RCRegClass); 3527 unsigned VReg = MF.addLiveIn(GPR[GPR_idx], &PPC::G8RCRegClass); 3584 const MCPhysReg *GPR = isPPC64 ? GPR_64 : GPR_32; local 3693 VReg = MF.addLiveIn(GPR[GPR_id 3973 static const MCPhysReg GPR[] = { local 5029 static const MCPhysReg GPR[] = { local 5748 const MCPhysReg *GPR = isPPC64 ? GPR_64 : GPR_32; local [all...] |
/external/llvm/lib/Target/X86/ |
H A D | X86ISelLowering.cpp | 837 // As there is no 64-bit GPR available, we need build a special custom 2535 // in their paired GPR. So we only need to save the GPR to their home 2737 unsigned GPR = MF.addLiveIn(Reg, &X86::GR64RegClass); local 2739 DAG.getCopyFromReg(Chain, dl, GPR, MVT::i64)); 23895 // Since FP is only updated here but NOT referenced, it's treated as GPR. [all...] |